#### TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS

**TENTATIVE** 

#### Pseudo SRAM and NOR Flash Memory Mixed Multi-Chip Package

#### **DESCRIPTION**

The TY00680002/003ADGB is a mixed multi-chip package containing a 67,108,864-bit pseudo static RAM and a 268,435,456-bit Nor Flash Memory. The TY00680002/003ADGB is available in a 81-pin BGA package making it suitable for a variety of applications.

#### **MCP Features**

- Power supply voltage of 1.70 to 1.95 V
- Operating temperature of -30° to 85°C
- Package

P-TFBGA81-0710-0.80BZ (Weight: 0.15 g)

#### **Pseudo SRAM Features**

• Organization: 4M × 16 bits

• Power dissipation

Operating : 50 mA maximum Standby : 200  $\mu$ A maximum Deep power-down standby : 10  $\mu$ A maximum

Access time :

Random / Page: 75 ns / 25 ns @CL=30pF

- Page read operation by 8 words
- Deep power-down mode: Memory cell data invalid

#### **Nor Flash Memory Features**

• Organization: 16M × 16 bits

• Power dissipation

Read operation: 40 mA maximum

Address Increment Read operation:

• Access time:

Random: 70 ns @CL=30pF Page: 15 ns @CL=30pF

• Functions

Simultaneous Read/Write

Page Read Auto Program

Auto Page Program(8word)

Auto Block Erase

Auto Chip Erase

Program Suspend/Resume

Erase Suspend/Resume

Data polling/Toggle bit

Password block protection

Block protection/ Boot block protection

 $\label{eq:local_support} Automatic \ Sleep, \ support \ for \ hidden \ ROM \ area$ 

Common Flash memory Interface (CFI)

Block erase architecture

 $8 \times 8$  Kwords /  $255 \times 64$  Kwords

• Bank architecture

16 Mbits × 16 Banks

• Boot block architecture

TY00680002ADGB: top boot block

TY00680003ADGB: bottom boot block

Mode control

Compatible with JEDEC standard commands

• Erase/Program cycles

100,000 cycles typ.



### **PIN ASSIGNMENT** (TOP VIEW)

	1	2	3	4	5	6	7	8
Α	NC							NC
В	NC	NC	NC	NC	NC	NC	NC	NC
С	NC	A7	LВ	WP	$\overline{WE}$	A8	A11	
D	А3	A6	UB	RESET	CE2ps	A19	A12	A15
Е	A2	A5	A18	RY/ BY f	A20	A9	A13	A21
F	A1	A4	A17	NC	A23	A10	A14	A22
G	A0	$V_{SS}$	DQ1	NC	NC	DQ6	NC	A16
Н	CEf	ŌĒ	DQ9	DQ3	DQ4	DQ13	DQ15	NC
J	CE1ps	DQ0	DQ10	$V_{CCf}$	$V_{CCps}$	DQ12	DQ7	$V_{SS}$
Κ		DQ8	DQ2	DQ11	NC	DQ5	DQ14	
L	NC	NC	NC	NC	NC	NC	NC	NC
М	NC							NC

#### **PIN NAMES**

A0 to A23	Address inputs
DQ0 to DQ15	Data inputs / outputs
CE1ps , CE2ps	Chip enable inputs for Pseudo SRAM
CEf	Chip enable inputs for Nor Flash Memory
ŌĒ	Output enable input
WE	Write enable input
LB , UB	Data byte control inputs for Pseudo SRAM
WP	Write protect for Nor Flash Memory
RESET	Hardware reset input for Nor Flash Memory
RY/ BY f	Ready/Busy output for Nor Flash Memory
V <sub>CCps</sub>	Power supply for Pseudo SRAM
Shoot41 VCCf	Power supply for Nor Flash Memory
V <sub>SS</sub>	Ground
NC	Not connected

www.Dat



#### **PIN NAME CONVERSION TABLE**


MCF	Pin	64M	256M
Location	Name	PSRAM	Nor
A1	NC	_	_
A2		_	_
A3	_	_	_
A4		_	_
A5	=	_	_
A6		_	_
A7	_	_	_
A8	NC	_	_
B1	NC	-	-
B2	NC	-	-
B3	NC	-	-
B4	NC	-	=
B5	NC	-	=
B6	NC		
B7	NC		
B8	NC		
C1	NC		
C2	A7	A7	A7
C3	LB	LB	
C4	WP		WP
C5	WE	WE	WE
C6	A8	A8	A8
C7	A11	A11	A11
C8	-	-	-
D1	A3	A3	A3
D2	A6	A6	A6
D3	UB	UB	-
D4	RESET	-	RESET
D5	CE2ps	CE2	-
D6	A19	A19	A19
D7	A12	A12	A12
D8	A15	A15	A15
E1	A2	A2	A2
E2	A5	A5	A5
E3	A18	A18	A18
E4	RY/ BY f	=	RY/ BY
E5	A20	A20	A20
E6	A9	A9	A9
oom E7	A13	A13	A13
E8	A21	A21	A21
F1	A1	A1	A1
F2	A4	A4	A4
F3	A17	A17	A17
F4	NC	-	-
F5	A23	-	A23
F6	A10	A10	A10
F7	A14	A14	A14
F8	A22	_	A22
R.			

Pin	64M	256M
Name	SRAM	Nor
A0	A0	A0
V <sub>SS</sub>	GND	V <sub>SS</sub>
DQ1	I/O2	DQ1
NC	-	_
NC	-	_
DQ6	1/07	DQ6
NC	-	_
A16	A16	A16
CEf	-	CE
ŌĒ	ŌĒ	ŌĒ
DQ9	I/O10	DQ9
DQ3	I/O4	DQ3
DQ4	I/O5	DQ4
DQ13	I/O14	DQ13
DQ15	I/O16	DQ15
NC	_	_
CE1ps	CE1	
DQ0	I/O1	DQ0
DQ10	I/O11	DQ10
$V_{CCf}$	_	V <sub>CC</sub>
	$V_{DD}$	_
	I/O13	DQ12
DQ7	I/O8	DQ7
V <sub>SS</sub>	GND	V <sub>SS</sub>
-	-	_
DQ8	I/O9	DQ8
DQ2	I/O3	DQ2
DQ11	I/O12	DQ11
NC	NC	NC
DQ5	I/O6	DQ5
DQ14	I/O15	DQ14
_	_	_
NC	_	_
NC	-	_
NC	_	_
NC	-	_
NC	_	_
NC	_	_
NC	-	-
NC	-	-
NC	_	_
-	-	-
-	-	-
-	-	-
-	-	-
-	-	-
-	-	-
NC	-	-
	Name	Name         SRAM           A0         A0           VSS         GND           DQ1         I/O2           NC         -           NC         -           DQ6         I/O7           NC         -           A16         A16           CEf         -           OE         OE           DQ9         I/O10           DQ3         I/O4           DQ4         I/O5           DQ10         I/O14           DQ13         I/O14           DQ15         I/O16           NC         -           CE1         DQ0           I/O11         VO11           VCCps         VDD           DQ10         I/O11           VCCps         VDD           DQ12         I/O13           DQ7         I/O8           VSS         GND           -         -           DQ8         I/O9           DQ2         I/O3           DQ11         I/O12           NC         NC           NC         -           NC         -           NC </td

www.DataSheet4U.d



#### **BLOCK DIAGRAM**





#### **MODE SELECTION**

#### Pseudo SRAM

MODE	CE1ps	CE2ps	ŌE	WE	ĪB	ŪB	Add	DQ0~DQ7	DQ8~DQ15
Read(Word)					L	L		D <sub>OUT</sub>	D <sub>OUT</sub>
Read(Lower Byte)			L	Н	L	Н		D <sub>OUT</sub>	High-Z
Read(Upper Byte)					Н	L		High-Z	D <sub>OUT</sub>
Write(Word)	L	Н			L	L		D <sub>IN</sub>	D <sub>IN</sub>
Write(Lower Byte)			Χ	L	L	Н	Х	D <sub>IN</sub>	Invalid
Write(Upper Byte)					Н	L		Invalid	D <sub>IN</sub>
Outputs Disabled			Н	Н	Х	Х		High-Z	High-Z
Standby	Н	Н	Χ	Х	Х	Х		High-Z	High-Z
Deep Power-down Standby	Н	L	Χ	Х	Х	Х		High-Z	High-Z

#### **Nor Flash Memory**

MODE	CEf	ŌĒ	WE	RESET	WP	DQ0~DQ15
Read / Page Read	L	L	Н	Н	Х	D <sub>OUT</sub>
Standby	Н	Х	Х	Н	Х	High-Z
Output Disable	Х	Н	Н	Х	Х	High-Z
Write	L	Н	<b>¹</b> J⁻(1)	Н	Х	D <sub>IN</sub>
Hardware Reset / Standby	Х	Х	Х	L	Х	High-Z
Boot Block Protect	Х	Х	Х	Х	L	Х

Notes:  $L = V_{IL}$ ;  $H = V_{IH}$ ;  $X = V_{IH}$  or  $V_{IL}$ 

Does not apply when  $\overline{\text{CEf}} = \text{V}_{\text{IL}}$  and  $\overline{\text{CE1ps}} = \text{V}_{\text{IL}}$  and CE2ps = V<sub>IH</sub> at the same time.

(1) Pulse input



#### **ID CODE TABLE**

TYPE		A23~A12	A6	A1	A0	CODE (HEX)
Manufacturer Code		*	L	L	L	0098H
Device Code	TY00680002ADGB	*	L	L	Н	006Fh
Device Code	TY00680003ADGB	*	L	L	Н	00EFh
Verify Block Protect		BA <sup>(1)</sup>	L	Н	L	Data <sup>(2)</sup>

Note:  $* = V_{IH}$  or  $V_{IL}$ ,  $L = V_{IL}$   $H = V_{IH}$ (1) BA: Block address

(2) 0001H: Protected block, 0000H: Unprotected block

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RANGE	UNIT
V <sub>CC</sub>	V <sub>CCps</sub> /V <sub>CCf</sub> Power Supply Voltage	-0.3~2.5	V
V <sub>IN</sub>	Input Voltage	-0.5~2.5	V
$V_{DQ}$	Input/Output Voltage	-0.5~V <sub>CC</sub> + 0.5 (≤ 3.6)	V
T <sub>opr</sub>	Operating Temperature	-30~85	°C
PD	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature	260	°C
IOSHORT	Output Short Circuit Current <sup>(1)</sup>	100	mA
T <sub>stg</sub>	Storage Temperature	-55~125	°C

Note: (1) Output shorted for no more than one second. No more than one output shorted at a time

#### RECOMMENDED DC OPERATING CONDITIONS (Ta = -30°~85°C)

	SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
	V <sub>CC</sub>	V <sub>CCps</sub> /V <sub>CCf</sub> Power Supply Voltage	1.70 <sup>(1)</sup>		1.95 <sup>(1)</sup>	
	V <sub>IH</sub>	Input High-Level Voltage	V <sub>CC</sub> × 0.8		V <sub>CC</sub> + 0.3	V
www.Datas	Yet4U.com	Input Low-Level Voltage	-0.3		V <sub>CC</sub> × 0.2	

Note : (1) The potential difference of  $V_{CCps}$  and  $V_{CCf}$  is less than 0.5 V

#### **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	_	_	17	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	_	_	22	pF

Note: These parameters are sampled periodically and are not tested for every device.



#### $\underline{DC\ CHARACTERISTICS}\ (Ta = -30^{\circ} \sim 85^{\circ}C,\ V_{CCps}/\ V_{CCf} = 1.70\ V \sim 1.95\ V)$

SYMBOL	PARAMETER	CONDITION		MIN	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V~V <sub>CCf</sub> (V <sub>CCps</sub> )		_	±1	μА
I <sub>OHps</sub>	Pseudo SRAM Output High Current	V <sub>OH</sub> = V <sub>CCps</sub> - 0.2 V		-0.5	_	mA
I <sub>OLps</sub>	Pseudo SRAM Output Low Current	V <sub>OL</sub> = 0.2 V		1.0	_	mA
l <sub>OHf</sub>	Flash Output High Current	V <sub>OH</sub> = V <sub>CCf</sub> - 0.1 V		-0.1	_	mA
l <sub>OLf</sub>	Flash Output Low Current	V <sub>OL</sub> = 0.1 V		0.1	_	mA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V~V <sub>CCf</sub> (V <sub>CCps</sub> ), $\overline{OE}$ = V <sub>IH</sub>		_	±1	μА
I <sub>CCO1f</sub>	Flash Random Read Current	CEf = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, t <sub>cycle</sub> = 100ns		_	40	mA
I <sub>CCO2f</sub>	Flash Program Current	CEf = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		_	20	mA
I <sub>CCO3f</sub>	Flash Erase Current	CEf = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		_	25	mA
I <sub>CCO4f</sub>	Flash Read-While-Program Current	$V_{IN} = V_{IH}/V_{IL}$ , $I_{OUT} = 0$ mA, $t_{cycle} = 100$ ns		_	60	mA
I <sub>CCO5f</sub>	Flash Read-While- Erase Current	$V_{IN} = V_{IH}/V_{IL}$ , $I_{OUT} = 0$ mA, $t_{cycle} = 100$ ns		_	65	mA
I <sub>CCO6f</sub>	Flash Program-while- Erase-Suspend Current	$V_{IN} = V_{IH}/V_{IL}$ , $I_{OUT} = 0$ mA		_	20	mA
I <sub>CCO7f</sub>	Flash Page Read Current	$\overline{\text{CEf}} = \text{V}_{\text{IL}},  \text{I}_{\text{OUT}} = \text{0 mA}  ,  \text{t}_{\text{RC}} = \text{100 ns}$		_	5	mA
I <sub>CCO8f</sub>	Flash Address Increment Read Current(4)	$\overline{\text{CEf}} = \text{V}_{\text{IL}}, \text{ I}_{\text{OUT}} = 0 \text{ mA}$ $\text{t}_{\text{RC}} = 100 \text{ ns}, \text{ t}_{\text{RPC}} = 25 \text{ ns}$		_	8.2	mA
I <sub>CCO1ps</sub>	Pseudo SRAM Operating Current <sup>(2,3)</sup>	CE1ps = V <sub>IL</sub> , CE2ps = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	t <sub>RC</sub> = min	_	50	mA
I <sub>CCO2ps</sub>	Pseudo SRAM Page Access Operating Current (2,3)	CE1ps = V <sub>IL</sub> , CE2ps = V <sub>IH</sub> , Page add. Cycling, I <sub>OUT</sub> = 0 mA	t <sub>PC</sub> = min	_	25	mA
I <sub>CCSps</sub>	Pseudo SRAM Standby Current (MOS)	$\overline{\text{CE1ps}} = V_{\text{CCps}} - 0.2 \text{ V, CE2ps} = V_{\text{CCps}} - 0.2 \text{ V}$	.2 V	_	200	μА
I <sub>CCSDps</sub>	Pseudo SRAM Deep Power-down Standby Current	CE2ps = 0.2 V		_	5	μА
I <sub>CCS1f</sub>	Flash Standby Current	CEF = RESET = V <sub>CCf</sub> or RESET = V <sub>SS</sub>		_	10	μА
I <sub>CCS2f</sub>	Flash Standby Current (Automatic Sleep Mode <sup>(1)</sup> )	V <sub>IH</sub> = V <sub>CCf</sub> or V <sub>IL</sub> = V <sub>SS</sub>		_	10	μΑ
V <sub>LKO</sub>	Low Voltage Lock-out Voltage			1.0	1.6	V

www.Data State The device is going to Automatic Sleep Mode, when address remain steady during 150 ns.

See page P-1 to page P-8 for the specification of Pseudo Static RAM. See page F-1 to page F-73 for the specification of Nor Flash Memory.

<sup>(2)</sup>  $I_{\text{CCO}}$  depends on the cycle time.

<sup>(3)</sup>  $I_{\text{CCO}}$  depends on output loading. Specified values are defined with the output open condition.


<sup>(4) (</sup>I<sub>CCO1f+</sub> I<sub>CCO7f</sub> x 7)/8word



#### **PACKAGE DIMENSIONS**

P-TFBGA81-0710-0.80BZ

Unit: mm



#### **RESTRICTIONS ON PRODUCT USE**

070122EBA R6

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023\_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023\_B
  - The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
  - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 070122\_C
  - Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances.
    - Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations. 060819\_AF
  - The products described in this document are subject to foreign exchange and foreign trade control laws. 060925\_E

# 64 Mbits PSEUDO STATIC RAM TC51YHM616B

Organization :  $4M \times 16bits$ 



## AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = -30°C to 85°C, $V_{DD}$ = 1.7 to 1.95 V) (See Notes 1 to 5)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RC</sub>	Read Cycle Time	75	10000	ns
tACC	Address Access Time	_	75	ns
tco	Chip Enable( CE1 )Access Time	_	75	ns
toE	Output Enable Access Time	_	25	ns
t <sub>BA</sub>	Data Byte Control Access Time	_	25	ns
tCOE	Chip Enable Low to Output Active	10	_	ns
toee	Output Enable Low to Output Active	8	_	ns
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	ns
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	15	ns
todo	Output Enable High to Output High-Z	_	15	ns
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	15	ns
tон	Output Data Hold Time	5	_	ns
t <sub>PM</sub>	Page Mode Time	75	10000	ns
t <sub>PRC</sub>	Page Mode Read Cycle Time	25		ns
t <sub>AA</sub>	Page Mode Address Access Time	_	25	ns
t <sub>AOH</sub>	Page Mode Output Data Hold Time	3	_	ns
twc	Write Cycle Time	75	10000	ns
twp	Write Pulse Width	50	_	ns
tcw	Chip Enable to End of Write	75	_	ns
t <sub>BW</sub>	Data Byte Control to End of Write	65	_	ns
t <sub>AW</sub>	Address Valid to End of Write	65	_	ns
tas	Address Setup Time	0	_	ns
twr	Write Recovery Time	0	_	ns
tweha	Write Enable High Pulse Width	6	_	ns
t <sub>CEHA</sub>	Chip Enable High Pulse Width	10	_	ns
t <sub>BEHA</sub>	Data Byte Control High Pulse Width	10		ns
topw	WE Low to Output High-Z	_	15	ns
toew	WE High to Output Active	0	_	ns
t <sub>DS</sub>	Data Setup Time	15	_	ns
DH:t4U.com	Data Hold Time	0		ns
tPWC1	Page Mode Write Bigin Cycle Time	75		ns
tPWC2	Page Mode Write Cycle Time	25		ns
tPWC3	Page Mode Write End Cycle Time	25	_	ns
tDSP	Page Mode Write Data Set-up Time	15	_	ns
twppm	Page Mode Write Pulse Width(/WE toggle)	15	_	ns
twhP	Page Mode Write High Pulse Width	5		ns
WRP	Page Mode Write Recovery Time	10		ns
CS	CE2 Set-up Time	0		ns
tCH	CE2 Hold Time from Deep Power Down	200		us
CHR	CE2 Hold Time from Partial Refresh	5		ns
DPD	CE2 Pulse Width	10		ms
	CE2 Hold from CE1	0		ns
CHC	CE2 Hold from Power On	50		μS
CHP	Address Setup Time from ADV	0		μs ns
ASV	Address Hold Time from ADV	5	_	
AHV	ADV Pulse Width	12	_	ns
AVLA	Chip Enable Setup Time from ADV	0	_	ns
CSV	<u> </u>		_	ns
OEHV	Output Enable Hold Time from ADV	5		ns
WEHV	Write Enable Hold Time from ADV	5	_	Ns
t <sub>MH</sub>	Mode Register Set Hold Time	10	_	ns


www.Data



#### **AC TEST CONDITIONS**

PARAMETER	CONDITION				
Output load	As shown in Fig.1				
Input pulse level	V <sub>DD</sub> – 0.2 V, 0.2 V				
Timing measurements	V <sub>DD</sub> × 0.5				
Reference level	V <sub>DD</sub> × 0.5				
$t_R$ , $t_F$	2 ns				


#### Fig.1






#### **TIMING DIAGRAMS**


#### READ CYCLE




#### PAGE READ CYCLE (8 words access)



## WRITE CYCLE 1 ( WE CONTROLLED) (See Note 4)




## WRITE CYCLE 2 ( CE CONTROLLED) (See Note 4)






## WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 4)




#### PAGE WRITE CYCLE (8 words access )







#### Deep Power-down Timing



#### Partial Refresh Timing



#### Power-on Timing






#### **Provisions for Address Skew**


#### Read

If multiple invalid address cycles shorter than  $t_{RC}$ min are sustained over  $10\mu s$  in an active state, as least one valid address cycle(with address change of any pins of A3-A21) over  $t_{RC}$ min is needed during the  $10\mu s$ .



#### Write

If multiple invalid address cycles shorter than  $t_{WC}$ min are sustained over  $10\mu s$  in an active state, as least one valid address cycle(with address change of any pins of A3-A21) over  $t_{WC}$ min with  $t_{WP}$ min is needed during the  $10\mu s$ .



#### Notes:

- (1) AC measurements are assumed  $t_R$ ,  $t_F = 2$  ns.
- WWW.DataSh(2)(4U.Parameters top, topo, tbp, tody, tkqx, tcehz and toehz define the time at which the output goes into the open condition and are not output voltage reference levels.
  - (3) Data cannot be retained during deep power-down stand-by mode.
  - (4) If  $\overline{OE}$  is high during the write cycle, the outputs will remain at high impedance.
  - (5) During the output state of I/O signals, input signals of reverse polarity must not be applied.

## 256 Mbits NOR FLASH MEMORY

TC58FYM8T7D: Top Boot Block

TC58FYM8B7D: Bottom Boot Block

Organization: 16M × 16bits



#### 1. MODE SELECTION

Mode	CE	ŌĒ	WE	WP	A23-A0	RESET	DQ0~DQ15
Read Cycle	L	L	Н	Х	Addr In	Н	D <sub>OUT</sub>
Command Write Cycle	L	Н	(1) <b>T</b>	Х	Addr In	Н	D <sub>IN</sub>
Otrodilor	Н	Х	Х	Х	Х	Н	High-Z
Standby	Х	Х	Х	Х	Х	L	High-Z
Output Disable	Х	Н	Х	Х	Х	Х	High-Z
Hardware Reset/Standby	Х	Х	х	Х	Х	L	High-Z
Boot Block Protect (2)	Х	Х	Х	L	Х	Х	Х

Notes: X:  $V_{IH}$  or  $V_{IL}$  L:  $V_{IL}$  H:  $V_{IH}$ 

(1) Pulse Input

(2) When  $\overline{WP} = V_{IL}$ , BA0-BA1 in Bottom Boot block device and BA261-BA262 in Top Boot Block device are protected.

#### 2. ID CODE TABLE

CODE TYPE		A23~A13	A6	A1	A0	CODE (HEX)
Manufacturer C	ode	Х	L	L	L	0098h
Davis Onda	Top Boot Block	Х	L	L	Н	006Fh
Device Code  Bottom Boot Block		Х	L	L	Н	00EFh
Verify Block Protect		BA <sup>(1)</sup>	L	Н	L	Data <sup>(2)</sup>

 $\begin{array}{ccc} \text{Notes}: & \text{X: V}_{IH} \text{ or V}_{IL} \\ \text{www.DataSheet4U.com} & \text{V}_{IL} & \text{H: V}_{IH} \\ & \text{(1) BA: Block Address} \end{array}$ 

(2) 0001h-Protected Block, 0000h- Unprotected Block



#### 3. COMMAND SEQUENCES

COMMAND	BUS WRITE	FIRST B WRITE CY			ND BUS CYCLE	THIRD B WRITE CY			TH BUS CYCLE		BUS CYCLE		HBUS CYCLE
SEQUENCE	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h										
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA <sup>(1)</sup>	RD <sup>(2)</sup>				
ID Read	3	555h	AAh	2AAh	55h	BK <sup>(3)</sup> + 555h	90h	IA <sup>(4)</sup>	ID <sup>(5)</sup>				
Auto Program	4	555h	AAh	2AAh	55h	555h	A0h	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Auto Page Program (8word)	11	555h	AAh	2AAh	55h	555h	E6h	PA <sup>(6)</sup>	PD <sup>(7)</sup>	PA <sup>(6)</sup>	PD <sup>(7)</sup>	PA <sup>(6)</sup>	PD <sup>(7)</sup>
Program Suspend	1	вк <sup>(3)</sup>	B0h										
Program Resume	1	BK <sup>(3)</sup>	30h										
Auto Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Auto Block Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	BA <sup>(9)</sup>	30h
Block Erase Suspend	1	BK <sup>(3)</sup>	B0h										
Block Erase Resume	1	BK <sup>(3)</sup>	30h										
Hidden ROM Mode Entry	3	555h	AAh	2AAh	55h	555h	88h						
Hidden ROM Program	4	555h	AAh	2AAh	55h	555h	A0h	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Hidden ROM Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	BA <sup>(8)</sup>	30h
Hidden ROM Protect	4	555h	AAh	2AAh	55h	555h	60h	X1Ah	68h				
Hidden ROM Exit	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h				
CFI	2	BK <sup>(3)</sup> + 55h	98h	CA <sup>(9)</sup>	CD <sup>(10)</sup>	·							



#### 3. COMMAND SEQUENCES (continue)

COMMAND	BUS WRITE	FIRST WRITE		SECON WRITE		THIRD BU WRITE CYC	_	FOURTH WRITE CY			HBUS CYCLE		HBUS CYCLE		TH BUS CYCLE
SEQUENCE	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
		555h	AAh	2AAh	55h	555h	38h	XX0h	PD0 <sup>(11)</sup>						
Password		555h	AAh	2AAh	55h	555h	38h	XX1h	PD1 <sup>(11)</sup>						
Program	4	555h	AAh	2AAh	55h	555h	38h	XX2h	PD2 <sup>(11)</sup>						
		555h	AAh	2AAh	55h	555h	38h	XX3h	PD3 <sup>(11)</sup>						
Password Unlock	7	555h	AAh	2AAh	55h	555h	28h	XX0h	PD0 <sup>(11)</sup>	XX1h	PD1 <sup>(11)</sup>	XX2h	PD2 <sup>(11)</sup>	XX3h	PD3 <sup>(11)</sup>
Password Verify	4	555h	AAh	2AAh	55h	555h	C8h	PWA <sup>(12)</sup>	PWD <sup>(13)</sup>						
Password Protection Mode Lock Set	6	555h	AAh	2AAh	55h	555h	60h	X0Ah	68h						
Non-Password Protection Mode Lock	6	555h	AAh	2AAh	55h	555h	60h	X12h	68h						
PPB Set	6	555h	AAh	2AAh	55h	555h	60h	BA <sup>(8)</sup> +X02h	68h						
PPB Clear	6	555h	AAh	2AAh	55h	555h	60h	X02h	60h						
Verify Block Protect	4	555h	AAh	2AAh	55h	BA <sup>(8)</sup> + 555h	90h	BA <sup>(8)</sup> +X02h	PD(0) <sup>(14)</sup>						
PPB Lock Set	3	555h	AAh	2AAh	55h	555h	78h								
PPB Lock Verify	4	555h	AAh	2AAh	55h	555h	58h	BA <sup>(8)</sup>	PD(1) <sup>(14)</sup>						
DPB Set	4	555h	AAh	2AAh	55h	555h	48h	BA <sup>(8)</sup>	X1h						
DPB Clear	4	555h	AAh	2AAh	55h	555h	48h	BA <sup>(8)</sup>	X0h						
DPB Verify	4	555h	AAh	2AAh	55h	555h	58h	вА <sup>(8)</sup>	PD(0) <sup>(14)</sup>						

Notes: The system should generate the following address patterns:

555h or 2AAh on address pins A10~A0.

DQ8~DQ15 are ignored.

X: VIH or VIL (0h-Fh)

www.DataSheet4U.com

- (1) RA:Read Address
- (2) RD:Read Data Output
- (3) BK: Bank Address = A23~A20
- (4) IA: Bank Address and ID Read Address(A6,A1,A0) Bank Address = A23~A20 Manufacturer Code = (0,0,0) Device Code = (0,0,1)
- (5) ID: ID Code Output
- (6) PA: Program Address

Input continuous 8 addresses from

(A0,A1,A2) = (0, 0, 0) to (1,1,1) in Page program.

(7) PD: Program Data Input Input continuous 8 address from (A0,A1,A2) = (0,0,0) to (1,1,1) in Page program.

- (8) BA: Block Address = A23~A13
- (9) CA: CFI Address
- (10) CD: CFI Data Output
- (11) PD0: 1st Password (Data of 1-16bit) PD1: 2nd Password (Data of 17-32bit)
  - PD2: 3rd Password (Data of 33-48bit)

  - PD3: 4th Password (Data of 49-64bit)
- (12) PWA: Password Address Input
- (13) PWD: Password Data Output (14) PD(0): Data (1: Set/ 0: Clear) on DQ0.
  - PD(1): Data (1: Set/ 0: Clear) on DQ1.



#### 4. SIMULTANEOUS READ/WRITE OPERATION

The TC58FYM8T7D/B7D features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation enables the device to simultaneously write data to or erase data from a bank while reading data from another bank.

The TC58FYM8T7D/B7D has a total of 16 Banks (16Mbits x 16 Banks). Banks can be switched by using the bank addresses (A23~A20). For a description of bank blocks and addresses, please refer to the Block Address Table and Block Size Table.

The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table below shows the operation modes in which simultaneous operation can be performed.

Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation cannot read data from addresses in the same bank which have not been selected for operation. However, Data from these addresses can be read using the Program Suspend or Erase Suspend function.

In order to perform simultaneous operation during automatic operation execution, when changing a bank, it is necessary to set  $\overline{OE}$  to  $V_{IH}$ .

#### SIMULTANEOUS READ/WRITE OPERATION

STATUS OF BANK ON WHICH OPERATION IS BEING PERFORMED	STATUS OF OTHER BANKS
Read Mode	
ID Read Mode	
Auto-Program Mode	
Auto-Page Program Mode	
Program Suspend Mode	
Auto Block Erase Mode	Read Mode
Erase Suspend Mode	
Program during Erase Suspend	
Program Suspend during Erase Suspend	
CFI Mode	
Password Unlock	

Notes:

www.DataSheetal.com times when Acceleration Mode is in use.



#### 5. OPERATION MODES

In addition to the Read, Write and Erase Modes, the TC58FYM8T7D/B7D features many functions including block protection and data polling. When incorporating the device into a design, please refer to the timing charts and flowcharts in combination with the descriptions below.

#### 5.1. Read Mode

To read data from the memory cell array, set the device to Read Mode.

The device is automatically set to Read Mode immediately after power-on or on completion of an automatic operation. The Software Reset Command releases the ID Read Mode, releases the lock state when an automatic operation ends abnormally, and sets the device to Read Mode. Hardware Reset terminates operation of the device and resets it to Read Mode. When reading data without changing the address immediately after power-on, the host should input Hardware Reset or change  $\overline{\text{CE}}$  from High to Low.

This mode can execute high-speed random access and Page Read (8 words). The appropriate page area is selected by address pins A0-A2.

When reading data from a memory cell array, the address (A23-A0) must be input under  $\overline{\text{CE}} = V_{\text{IL}}$ ,  $\overline{\text{WE}} = V_{\text{IH}}$ . After the address is acknowledged, the data is outputted to DQ0-DQ15. And 1'st read just after command input need tWEHH + tACC.

#### 5.2. ID Read

ID Read Mode is used to read the Manufacture code and the Device code. The mode is useful in that it allows EPROM programmers to identify the device type automatically.

Access time in ID Read Mode is the same as that in Read Mode. However 1st access after command input need tWEHH + tACC. For a list of the codes, please refer to the ID Code Table.

Inputting an ID Read command sets the specified bank to ID Read Mode. Banks are specified by inputting the bank address (BK) in the third Bus Write cycle of the Command cycle. To read an ID code, the bank address as well as the ID read address must be specified. The Manufacture code is output from address BK + 00; the device code is output from address BK + 01. From other banks, data is output from the memory cells. Inputting a Reset command releases ID Read Mode and returns the device to Read Mode.

#### 5.3. Standby Mode

TC58FYM8T7D/B7D has two ways to put the device into Standby Mode. In Standby Mode, DQ is put into the High-Impedance state.

#### (1) Control using $\overline{\text{CE}}$ and $\overline{\text{RESET}}$

www.DataSheet4U.coWith the device in Read Mode, input VIH to  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$ . The device will enter Standby Mode. However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow.

#### (2) Control using RESET only

With the device in Read Mode, input  $V_{\rm IL}$  to  $\overline{\rm RESET}$ . The device will enter Standby Mode. Even if the device is in the process of performing simultaneous operation, this method will terminate the current operation and set the device to Standby Mode. This is a hardware reset and is described later.

#### 5.4. Auto-Sleep Mode

This function suppresses power dissipation during reading. If the address input does not change for 150 ns, the device will automatically enter Sleep Mode and the current will be reduced to the standby current (IDDS2). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow. Because the output data is latched, data is output in Sleep Mode. When the address is changed, Sleep Mode is automatically released, and data from the new address is output.

#### 5.5. Output Disable Mode

Inputting VIH to  $\overline{OE}$  disables output from the device and sets DQ to High-Impedance.



#### 5.6. Ready pin (Ready/Busy pin)

The RY/ $\overline{BY}$  pin indicates the status of auto operation as the Ready/Busy pin. During an auto operation, the RY/ $\overline{BY}$  pin outputs V<sub>OL</sub>. At the end of auto operation, the RY/ $\overline{BY}$  pin outputs Hi-Z. The RY/ $\overline{BY}$  pin behaves as an open-drain type circuit.

#### 5.7. Command Write

The TC58FYM8T7D/B7D uses the standard JEDEC control commands for a single-power supply E²PROM. A Command of Write is executed by inputting the address and data into the Command Register. The command is written by inputting a pulse to  $\overline{WE}$  with  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  ( $\overline{WE}$  control). The command can also be written by inputting a pulse to  $\overline{CE}$  with  $\overline{WE} = V_{IL}$  ( $\overline{CE}$  control). The address is latched on the falling edge of either  $\overline{WE}$  or  $\overline{CE}$ . DQ0~DQ7 are valid for data input and DQ8~DQ15 are ignored.

To abort input of the command sequence uses the Reset command. The device will reset the Command Register and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device will enter Read Mode.

#### 5.8. Software Reset: Read/Reset Command

Initiate the software reset by inputting a Read/Reset command. The software reset returns the device from ID Read Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and clears the Command Register.

#### 5.9. Hardware Reset

The Hardware Reset initializes the device and sets it to the Read Mode. When a pulse is input to RESET for tRP, the device abandons the operation which is in progress and enters the Read Mode after tREADY. Note that if a Hardware Reset is applied during data overwriting, such as a Write or Erase operation, data at the address or block being written to at the time of the reset will become undefined.

After a Hardware Reset, the device enters  $\overline{RESET} = VIH$  or Standby Mode if  $\overline{RESET} = VIL$ . The DQ pins are High-Impedance when  $\overline{RESET} = VIL$ . After the device has entered Read Mode, Read operations and input of any command are allowed.

#### 5.10. Comparison between Software Reset and Hardware Reset

ACTION	SOFTWARE RESET	HARDWARE RESET
Releases ID Read Mode or CFI Mode	True	True
Clears the Command Register	True	True
Releases the lock state if automatic operation has ended abnormally	True	True
Stops any automatic operation which is in progress	False	True
Stops any operation other than the above and returns the device to Read Mode	False	True

www.Data



#### 5.11. Auto-Program Mode

The TC58FYM8T7D/B7D can be programmed in word units. Auto-Program Mode is set using the Program command. The program address and program data is latched in the fourth Bus Write cycle. Auto programming starts on the rising edge of the  $\overline{\rm WE}$  signal in the fourth Bus Write cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is indicated by the Hardware Sequence flag. To read the Hardware Sequence flag, specify the address to which the Write is being performed.

During Auto Program execution, a command sequence for the bank on which execution is being performed cannot be accepted. To terminate execution, use a Hardware Reset. Note that if the Auto-Program operation is terminated in this manner, the data written so far is invalid.

Any attempt to program a protected block is ignored. In this case, the device enters Read Mode 5  $\mu s$  (typ.) after a latch of program data in the fourth Bus Write cycle.

If an Auto-Program operation fails, the device remains in the programming state and does not automatically return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a Hardware Reset is required to return the device to Read Mode after a failure. If a programming operation fails, the device should not be used. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks.

The device allows 0s to be programmed into memory cells which contain a 1. 1s cannot be programmed into cells which contain 0s. If this is attempted, execution of Auto Program will fail. This is a user error, not a device error. A cell containing 0 must be erased in order to set it to 1.

#### 5.12. Auto-Page Program Mode

Auto-Page Program is a function which enables simultaneously Programming 8words of data. In this mode, the Programming time for 256M bits is about 50% compared with the Auto program mode. In word mode, input the page program command during first bus write cycle to third bus writes cycle. Input program data and address of (A0,A1,A2) = (0,0,0) in the forth bus write cycle. Input increment address and program data during the fifth bus write cycle to the 11th bus write cycle, page program operation starts.

#### Word size and address group in Page program

Word size	Third bus writes cycles command	Address Grou	ıp				
8word program	E6h	00~07h	08~0Fh	10~17h	18~1Fh	20~27h	

#### 5.13. Program Suspend/Resume Mode

Program Suspend is used to enable a Data Read by suspending the Write operation. The device accepts a Program Suspend command in Write Mode (including Write operations performed during Erase Suspend) but ignores the command in other modes. When the command is input, the address of the bank on which Write is being performed must be specified. In Program Suspend Mode, it is invalid except a Read/Reset command, an ID Read command, a CFI Read command, and a Resume command. After input of the command, the device will enter Program Suspend Read Mode after tSUSP.

When Data Write is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read are the same as usual.

After completion of Program Suspend, input a Program Resume command to return to Write Mode. When inputting the command, specify the address of the bank on which Write is being performed. If the ID Read or CFI Data Read function is being used, abort the function before inputting the Resume command. On receiving the Resume command, the device returns to Write Mode and resumes outputting the Hardware Sequence flag for the bank to which data is being written.

#### 5.14. Auto Chip Erase Mode

The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the latch of the command in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.

Command input is ignored during an Auto Chip Erase. A Hardware Reset can interrupt an Auto Chip Erase operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence, an additional Erase operation must be performed.

Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode about 1ms after the latch of command in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to the Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure.

In this case, it cannot be ascertained which block the failure occurred in. Either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed blocks, and stop using them. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks.

#### 5.15. Auto Block Erase

The Auto Block Erase Mode is set using the Block Erase command. The block address is latched in the sixth bus cycle. Once operation starts, all memory cells in the selected block are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the setting of the Hardware Sequence flag. When the Hardware Sequence flag is read, the addresses of the blocks on which auto-erase operation is being performed must be specified.

All commands (except Erase Suspend) are ignored during an Auto Block Erase operation. Either operation can be aborted using a Hardware Reset. If an Auto Erase operation is interrupted, it cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.

Any attempt to erase a protected block is ignored. If the selected block is protected, the Auto Erase operation is not executed and the device returns to Read Mode  $20\mu s$  (typ.) after the latch of command in the last bus cycle.

If an Auto Block Erase operation fails, the device remains in the Erasing state and does not return to Read Mode. The device status is indicated by the Hardware Sequence flag. After a failure, either a Reset command or a Hardware Reset is required to return the device to Read Mode. If an Auto Block Erase operation fails, the device should not be used. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks.

www.Datas

#### 5.16. Erase Suspend/Erase Resume Modes

Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block. The Erase Suspend command is allowed during an Auto Block Erase operation but it is ignored in all other operation modes. When the command is input, the address of the bank on which Erase is being performed must be specified.

In Erase Suspend Mode, it is invalid except a Read/Reset command, an ID Read command, a CFI Read command, a Program command, and a Resume command. If an Erase Suspend command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after  $t_{SUSE}$ . The device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output will stop toggling and  $RY/\overline{BY}$  will be set to High-Impedance.

Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has not been selected for the Auto Block Erase. Data is written in the usual manner.

To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of the bank on which the Write was being performed must be specified. On receiving an Erase Resume command, the device returns to the state it was in when the Erase Suspend command was input. If an Erase Resume command is input during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on  $RY/\overline{BY}$ .



#### 5.17. Block Protection

TC58FYM8T7D/B7D has Block Protection that is a function for disabling writing and erasing specific blocks. Block Protection features several level of Block Protection.

#### (1) Write Protect (WP pin) [Hardware Protection]

The TC58FYM8T7D/B7D has Hardware Block protection feature by WP=VIL. The TC58FYM8T7D protects BA261 and BA262 with  $\overline{WP}$ =VIL. TC58FYM8B7D protects BA0 and BA1 with  $\overline{WP}$ =VIL. This mode is released with  $\overline{WP}$ =VIH. When the device is programming operation or erasing operation,  $\overline{WP}$  pin has to fix to VIH or VIL.

#### (2) Block Protection 1 Persistent Protection Bit(PPB) [Software Protection]

By using Persistent Protection Bit, protection can be set to each block. The PPBs retains the state across power cycle. Each PPB can be individually set through the PPB Set command. All PPB can be cleared by the PPB Clear Command at a time. The PPB Verify command to the device can check the PPB status.

The PPB set and the PPB clear are an auto operation same as the auto erase and auto program. An auto operation starts from the command latch in the 4th write bus cycle of the PPB Set and the PPB clear. The status of the PPB set and the PPB clear are indicated by the below hardware sequence flags. When completely finish the PPB set and the PPB clear, whether the block is protect or unprotect is indicated by the verify block protect command. Therefore, whether the PPB is set or clear is indicated by verify protect command, when the device is unprotected by other protect like  $\overline{ABP}$ ,  $\overline{WP}$ ,  $\overline{RESET}$ , DPB. When the device outputs '1' on DQ0 at the fourth bus write cycle of the PPB verify command, the PPB is Set. When the device outputs '0' on DQ0, the PPB is clear. If an auto operation fails, either a Hidden ROM exit command or a Hardware Reset is required to return the device to Read Mode.

When PPB is locked by the PPB Lock Set command, PPB is disabled for PPB Set and PPB Clear Operation. The PPB Lock Verify command can check the PPB Lock status on the DQ1 ('1' is Locked state and '0' is Unlocked state). Behaviors of PPB Lock differ between password protection mode and non-password protection mode.

At the time of the finishing PPB Set, PPB Clear, PPB Lock Set and PPB Lock Verify, the hosts have to input the Hidden ROM Exit command. At the time of shipment, the PPBs and PPB Lock are settled to "0".

#### (3) Block Protection 2 Dynamic Protection Bit (DPB) [Software Protection]

By using Dynamic Protection Bit, protection can be set to each block. After power-up or hardware reset cycle, all DPB are settled to "0" as clear. Each DPB can be individually modifiable through the DPB Set command and DPP Clear command. The Writing of the DPB Verify command to the device can check the Set or Clear of the DPB status. When completely finish the DPB Set, the device will be outputting '1' on DQ0 at the fourth bus write cycle in the DPB verify command. When the device is outputting '0' on DQ0, the DPB Set is not complete, then the hosts must retry from the DPB set command. Similarly, when completely finish the DPB Clear, the device will be outputting '0' on DQ0 at the fourth bus write cycle in the DPB verify command. When the device is outputting '1' on DQ0, the DPB Clear is not complete, then the user must retry from the DPB clear command. At the time of the finishing DPB Set, DPB Clear, and DPB Verify, the hosts have to input the Hidden ROM Exit command.

#### The hardware Sequence Flags of the PPB set

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	RY/BY
In progress	0	Togale	0	0	0	1	0	0	0
Set finished	1	1	0	0	0	1	0	0	High-Z
Set Failed	0	Toggle	1	0	0	1	0	0	0


#### The hardware Sequence Flags of the PPB clear

		-		_					
	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	RY/BY
In progress	0	Todale	n	n	1	Todale	n	n	0
Clear finished	1	1	0	0	1	1	0	0	High-Z
Clear Failed	0	Toggle	1	0	1	N/A	0	0	0

www.DataSheet4



#### 5.17.1 Relationship of the Each Block Protection



<sup>\*</sup> Either PPB set or DPB set protects an object block.

#### 5.17.2. Block Protection Matrix

	Hardware Pro	tection	Software I	Protection	Block Protect	Status
	WP	RESET	PPB DPB		Top Boot : Block 261,262 Bottom Boot : Block 0,1	Other Block
			Clear	Clear		Unprotect
www.DataSheet	4U.com L	Н	Set	Х	Protect	Protect
			Х	Set		Protect
			Clear	Clear	Unprotect	Unprotect
	Н	н н	Set	Х	Protect	Protect
			Х	Set	Fiolect	Fiolect

Notes X: H or L, Set state or Clear state



#### 5.17.3. Non-Password Protection Mode and Password Protection Mode

At Block Protection 1, there are two Protection Mode of Non-Password Protection Mode and Password Protection Mode. Operation of a PPB lock differs in each mode. The hosts need to choose either Non-Password Protection Mode or Password Protection Mode before using of this device.

Non-Password Protection Mode Lock Command sets the device to Non-Password Protection Mode. Password Protection Mode Lock Command sets the device to Password Protection Mode. Hosts can execute either of Password Lock or Non-Password Lock only once, and Mode Lock Erase is impossible. At the shipment, the Non-Password Protection Mode and the Password Protection Mode aren't set state. In the case of using Non-Password Protection Mode, the hosts have to execute a Non-Password Protection Mode Lock in order to prevent the device from being changed to Password Protection Mode. In the case of using Password Protection Mode, the hosts have to execute a Password Protection Mode Lock. Once a Protection Mode is set, it is not eternally changeable.

When the Protection Mode Lock (Set) is finished, the hosts have to execute the Hidden ROM Exit command. The Password Protection Mode Lock and the Non-Password Protection Mode Lock time is tPPRW (Auto PPB set time).

Non-Password Protection Mode Lock	Password Protection Mode Lock	Device Status
0	0	Non-Password Protection Mode (At Shipment)
Set ("1")	0	Non-Password Protection Mode
0	Set ("1")	Password Protection Mode
Set ("1")	Set ("1")	Inhibit

#### The hardware sequence flags of non-password protect mode lock and password protect mode lock

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	RY/BY
In progress	0	Togale	0	0	0	1	0	0	0
Protect finished	1	1	0	0	0	1	0	0	High-Z
Protect failed	0	Toggle	1	0	0	1	0	0	0

#### 5.17.4. PPB Lock in Non-Password Protection Mode and Password Protection Mode

In the case of Non-Password Protection Mode, the PPB Lock is cleared by power-up cycle and Hardware Reset. When PPB Lock is set, the PPBs are disabled for modification by Block Protection 1. After Power-up cycle or www.DataSHardware Reset again, PPB Lock becomes '0' as clear. In Non-Password Protection Mode, Password Unlock command is ignored.

In the case of Password Protection Mode, the PPB Lock is set by power-up cycle and Hardware Reset. Once Password Protection Mode is set, PPB is disabled for modification by PPB Set and Clear without the Password Unlock command. The state of PPB Lock doesn't differ before and after Password Protection Mode Lock Command. PPB Lock is set again by power-up cycle, Hardware Reset, or PPB lock Set. After entering Password Protection Mode, Password Program command and Password Verify command is permanently ignored. Therefore, when the user chooses the Password Protection Mode, it is necessary to program a 64-bit password to this device before performing a password protection mode lock command. After Password program command, the user has to check by Password Verify command whether the desired Password is correctly programmed. Once Password Protection Mode was set, the user cannot check the Password. At modifying PPB, the user has to use the Password Unlock command with a 64-bit password. Please set a Password certainly.

#### PPB Lock Status of the Non-Password Protection Mode and the Password Protection Mode

	Non-Password Protection Mode	Password Protection Mode
After Power-up cycle or Hardware Reset	PPB Lock is '0' (clear)	PPB Lock is '1' (set)



#### PPB Lock Status change method of the each Protection Mode

	Non-Password Protection Mode	Password Protection Mode
		PPB Set Command
PPB Lock Set	PPB Lock Set	Power-up cycle
		Hardware Reset
DDD Last Olass	Power-up cycle	Password Unlock Command
PPB Lock Clear	Hardware Reset	Password Unlock Command

#### 5.17.5. Description of Password Protection Command

#### (1) Password Program Command

The Password Protect Command permits programming the password that is used as part of the Hardware Protection scheme. The actual Password length is 64-bits. The 64-bits password is split to four of 16-bits Password Program. In Password Protection Mode, Password Program and Password verify are disabled. During programming the Password, Simultaneous Operation is disabled. Read operations to any memory location is available after completion of the password programming. The status of password program operation can be checked by hardware sequence flags. When this mode is finished, the hosts have to execute the Hidden ROM Exit command. Password is set as four words of "FFFFh" at the time of shipment. Password programming time is equal to tPPW (Auto Word Program time).

#### The Hardware Sequence Flags of the Password Program

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	$RY/\overline{BY}$
In Progress	0	Toggle	0	0	0	1	0	0	0
Program Complete	1	1	0	0	0	1	0	0	High-Z
Program Failed	0	Toggle	1	0	0	1	0	0	0

#### (2) Password Verify Command

The Password Verify Command is verify the Password. Verification of a Password can be performed when the Password Protection Mode Lock is not programmed. In Password Protection Mode, if the user attempts to verify the Password, the device output "FFFFh". During verification the Password, Simultaneous Operation is disabled. At the forth bus write cycle of Password Verify Command, the hosts have to fix the two address bits (A1, A0). When this mode is finished, the hosts have to execute the www.DataSheet4UHidden ROM Exit command.

#### (3) Password Unlock Command

The Password Unlock Command clears the PPB Lock Bit when the user sets the Password Protection Mode. In order to perform Password Unlock command, the exact Password is necessary. It is necessary to input password unlock command at intervals of 11µs or more. If the interval is shorter than 11µs, the command is ignored.

At Password Unlock Command the 64-bits password is input in four step at 4th, 5th, 6th, 7th write bus cycles. The address A1:A0 is 0:0 at 4th write bus cycle, A1:A0 is 0:1 at 5th write bus cycle, A1:A0 is 1:0 at 6th write bus cycle, and finally A1:A0 is 1:1 at 7th write bus cycle. A wrong Password input at the Password Unlock sequence causes mismatch of Password and PPB Lock Bit is not changed.

When the Password Unlock Command is entered, the RY/BY pin is Low, which is indicating the device is busy. The status of password unlock operation can be checked by hardware sequence flags. Then flags are output by specifying the address of Bank0 (Bottom Boot Block) or Bank15 (Top Boot Block). Inputting address of the other Bank then, actual cell array data is output. The hardware sequence flags indicate whether exact password is inputted at 4-6th write bus cycles by intervals of 11µs or more. During inputting password at 4-7th write bus cycles, DQ6 is toggling. When the first Password Unlock is successful, RY/BY pin is LOW and DQ6 stop toggling. Then user can input next password. When the Password Unlock Command operation completes, the user has to perform Hidden ROM Exit command. PPB Lock Bit should be read in order to check whether Password Unlock has completed successfully.

#### Status Flags of progressing the Password Unlock Command

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	$RY/\overline{BY}$
PWD Unlock in Progress	0	Toggle	0	0	0	1	0	0	0
Finished Input PWD (1)	0 <sup>(2)</sup>	1	0	0	0	1	0	0	0
Finished Input PWD (1)	1 <sup>(3)</sup>	1	0	0	0	1	0	0	High-Z
Finished Input PWD (4)	Array Data						High-Z		

#### Notes:

- (1) Specified BA within Bank-0 (Bottom Boot Block Device)/ Bank-15 (Top Boot Block Device)
- (2) After inputting PWD at the 4th ,5th and 6th bus write cycles, DQ7 is "0"
- (3) After inputting PWD at the 7th bus write cycle, DQ7 is "1"
- (4) Specified BA without Bank-0 (Bottom Boot Block Device)/ Bank-15 (Top Boot Block Device)

#### 5.17.6. Verify Block Protect

The Verify Block Protect command is used to ascertain whether a block is protected or unprotected. Verification is performed by inputting the Verify Block Protect command. The Verify Block Protect command, which can be performed simultaneously with operations in another bank, is performed by setting the block address with A0=A6=VIL and A1=VIH. If the block is protected, 01h is output. If the block is unprotected, 00h is output. The status depends on PPB, DPB,  $\overline{WP}$  and  $\overline{ABP}$  and  $\overline{RESET}$  state.

Inputting the verify block protect command sequence sets the specified bank to the Verify Block Protect mode. Inputting a Reset command releases this mode and returns the device to Read Mode. When verifying block protect across a bank boundary, a Reset command is needed at the time of the change of a bank.



#### 5.18. Hidden ROM Area

The TC58FYM8T7D/B7D features a 64-Kwords hidden ROM area, which is separate from the memory cells. The area consists of one block. Data Read, Write and Protect can be performed on this block. Because Protect cannot be released, once the block is protected, data in the block cannot be overwritten.

The hidden ROM area is located in the address space indicated in the HIDDEN ROM AREA ADDRESS TABLE. To access the Hidden ROM area, input a Hidden ROM Mode Entry command. The device now enters Hidden ROM Mode, allowing Read, Write, Erase and Block Protect to be executed. Write and Erase operations are the same as auto operations except that the device is in Hidden ROM Mode.

To protect the hidden ROM area, use the Hidden ROM Protect Command. The status of Hidden ROM protect operation can be checked by hardware sequence flags. Hidden ROM protect time is equal to tPPRW (Auto PPB set time). The hosts have to decide the protection state of Hidden ROM Area before the PPB Lock has been settled. Once the block has been protected, protection cannot be released. Using Block Protection for Hidden ROM Area must be careful.

Note that in Hidden ROM Mode, simultaneous operation cannot be performed for BANK15 in top boot type and for BANK0 in bottom boot type. To exit Hidden ROM Mode, use the Hidden ROM Mode Exit command. This will return the device to Read Mode.

#### HIDDEN ROM AREA ADDRESS TABLE

TYPE	BOOT BLOCK ARCHITECTURE ADDRESS RANGE		SIZE
TC58FYM8T7D	TOP BOOT BLOCK	FF0000h~FFFFFFh	64 Kwords
TC58FYM8B7D	BOTTOM BOOT BLOCK	000000h~00FFFFh	64 Kwords

#### The Hardware Sequence Flags of the Hidden ROM Protect mode

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	$RY/\overline{BY}$
In Progress	0	Toggle	0	0	0	1	0	0	0
Protect Complete	1	1	0	0	0	1	0	0	High-Z
Protect Failed	0	Toggle	1	0	0	1	0	0	0



#### 5.21. CFI (Common Flash memory Interface)

The TC58FYM8T7D/B7D conforms to the CFI specifications. To read information from the device, input the Query command followed by the address. In Word Mode DQ8 $\sim$ DQ15 all output 0s. To exit this mode, input the Reset command..

#### CFI CODE TABLE 1 (Continue)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
10h 11h 12h	0051h 0052h 0059h	ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM command set 2: AMD/FJ standard type
15h 16h	0040h 0000h	Address for primary extended table
17h 18h	0000h 0000h	Alternate OEM command set 0: none exists
19h 1Ah	0000h 0000h	Address for alternate OEM extended table
1Bh	0017h	V <sub>DD</sub> (min) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Ch	0019h	V <sub>DD</sub> (max) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Dh	0000h	V <sub>PP</sub> (min) voltage
1Eh	0000h	V <sub>PP</sub> (max) voltage
1Fh	0004h	Typical time per single word write (2 <sup>N</sup> μs)
20h	0000h	Typical time for minimum size buffer write (2 <sup>N</sup> μs)
21h	000Ah	Typical time per individual block erase (2 <sup>N</sup> ms)
22h	0000h	Typical time for full chip erase (2 <sup>N</sup> ms)
23h	0005h	Maximum time-out for word write (2 <sup>N</sup> times typical)
24h	0000h	Maximum time-out for buffer write (2 <sup>N</sup> times typical)
25h	0004h	Maximum time-out per individual block erase (2 <sup>N</sup> times typical)
26h	0000h	Maximum time-out for full chip erase (2 <sup>N</sup> times typical)
27h	0019h	Device Size (2 <sup>N</sup> byte) 1Ah:512Mbit,19h:256Mbit,18h:128Mbit
28h 29h	0001h 0000h	Flash device interface description 1: x 16
2Ah 2Bh	0004h 0000h	Maximum number of bytes in multi-byte write (2 <sup>N</sup> )

www.DataS



#### CFI CODE TABLE 2(Sequel)

	ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
	2Ch	0002h	Number of erase block regions within device
	2Dh 2Eh 2Fh 30h	0007h 0000h 0040h 0000h	Erase Block Region 1 information Bits 0~15: y = block number Bits 16~31: z = block size (z × 256 bytes)
	31h 32h 33h 34h	00FEh 0000h 0000h 0002h	Erase Block Region 2 information
	40h 41h 42h	0050h 0052h 0049h	ASCII string "PRI"
	43h	0031h	Major version number, ASCII
	44h	0031h	Minor version number, ASCII
	45h	0000h	Address-Sensitive Unlock 0: Required 1: Not required
	46h	0002h	Erase Suspend 0: Not supported 1: For Read-only 2: For Read & Write
	47h	47h 0001h	Block Protect 0: Not supported X: Number of blocks per group
	48h	0000h	Block Temporary Unprotect 0: Not supported 1: Supported
	49h	0007h	Block Protect/Unprotect scheme
Sh	eet4U.coiffAh	0001h	Simultaneous operation 0: Not supported 1: Supported
	4Bh	0000h	Burst Mode 0: Not supported 1: Supported
	4Ch	0001h	Page Mode 0: Not supported 1: Supported
	4Dh	00B4h	V <sub>ACC</sub> (min) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
	4Eh	00C6h	V <sub>ACC</sub> (max) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
	4Fh	000xh	Top/Bottom Boot Block Flag  X = 2: Bottom Boot Block: TC58FYM8B7D  X = 3: Top Boot Block: TC58FYM8T7D
	50h	0001h	Program Suspend 0: Not supported 1: Supported

www.DataS



#### CFI CODE TABLE 3(Sequel)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
57h	0010h	Bank Organization 00h: Data at 4Ah is zero , X: Number of Banks
58h	00XXh	Bank0 Region information  XX: Number of blocks Bank0 TOP: 10h BOTTOM:17h
59h	0010h	Bank1 Region information , Number of blocks Bank1 , n=16
5Ah	0010h	Bank2 Region information , Number of blocks Bank2 , n=16
5Bh	0010h	Bank3 Region information , Number of blocks Bank3 , n=16
5Ch	0010h	Bank4 Region information , Number of blocks Bank4 , n=16
5Dh	0010h	Bank5 Region information , Number of blocks Bank5 , n=16
5Eh	0010h	Bank6 Region information , Number of blocks Bank6 , n=16
5Fh	0010h	Bank7 Region information , Number of blocks Bank7 , n=16
60h	0010h	Bank8 Region information , Number of blocks Bank8 , n=16
61h	0010h	Bank9 Region information , Number of blocks Bank9 , n=16
62h	0010h	Bank10 Region information , Number of blocks Bank10 , n=16
63h	0010h	Bank11 Region information , Number of blocks Bank11 , n=16
64h	0010h	Bank12 Region information , Number of blocks Bank12 , n=16
65h	0010h	Bank13 Region information , Number of blocks Bank13 , n=16
66h	0010h	Bank14 Region information , Number of blocks Bank14 , n=16
67h	00XXh	Bank15 Region information  XX: Number of blocks Bank15 TOP: 17h BOTTOM:10h



#### 5.20. HARDWARE SEQUENCE FLAGS

The TC58FYM8T7D/B7D has a Hardware Sequence flag which allows the device status to be determined during an auto mode operation. The output data is read out using the same timing as that used when  $\overline{CE} = \overline{OE} = V_{IL}$  in Read Mode. The RY/ $\overline{BY}$  output can be either High or Low.

The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The Hardware Sequence flag is read to determine the device status and the result of the operation is verified by comparing the read-out data with the original data.

	;	STATUS		DQ7	DQ6	DQ5	DQ3	DQ2	$RY/\overline{BY}$
	Auto Prog	gramming/Auto Page	Programming	DQ7 (4)	Toggle	0	0	1	0
	R	ead in Program Susp	end <sup>(1)</sup>	Data	Data	Data	Data	Data	High-Z
	In Auto	Auto Erase	Selected <sup>(2)</sup>	0	Toggle	0	1	Toggle	0
In Progress	Erase	Auto Erase	Not-selected <sup>(3)</sup>	0	Toggle	0	1	1	0
III Plogless	In Erase Suspend	Read	Selected	1	1	0	0	Toggle	High-Z
		Reau	Not-selected	Data	Data	Data	Data	Data	High-Z
		Programming	Selected	DQ7	Toggle	0	0	Toggle	0
		Programming	Not-selected	DQ7	Toggle	0	0	1	0
	Auto Prog	gramming/Auto Page	Programming	DQ7 (4)	Toggle	1	0	1	0
Time Limit Exceeded		Auto Erase	0	Toggle	1	1	N/A	0	
_x000000	Pro	gramming in Erase S	Suspend	DQ7	Toggle	1	0	N/A	0

Notes:DQ outputs cell data and  $RY/\overline{BY}$  goes High-Impedence when the operation has been completed.

DQ0 and DQ1 pins are reserved for future use. 0 is output on DQ0, DQ1 and DQ4.

- (1) Data output from an address to which Write is being performed is undefined.
- (2) Output when the block address selected for Auto Block Erase is specified and data is read from there.
- (3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is read from there. During Auto Chip Erase, all blocks are selected.
- (4) In case of Page program operation is program data of (A0, A1, A2) = (1, 1, 1) in eleventh bus write cycle.

#### 5.20.1. DQ7 ( DATA polling )

During an Auto-Program or an Auto-Erase operation, the device status can be determined using the data www.DataSpolling function. DATA polling begins on the rising edge of WE in the last bus cycle. In an Auto-Program operation, DQ7 outputs inverted data during the programming operation and outputs actual data after programming has finished. In an Auto-Erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase operation has finished. If an Auto-Program or an Auto-Erase operation fails, DQ7 simply outputs the data.

When the operation has finished, the address latch is reset. Data polling is asynchronous with the  $\overline{\text{OE}}$  signal.

#### 5.20.2. DQ6 (Toggle bit 1)

The device status can be determined by the Toggle Bit function during an Auto-Program or an Auto-Erase operation. The Toggle bit begins toggling on the rising edge of  $\overline{WE}$  in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each  $\overline{OE}$  access while  $\overline{CE} = V_{IL}$  while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation fails, the DQ6 output toggles.

If an attempt is made to execute an Auto Program operation on a protected block, DQ6 will toggle for around 3  $\mu s$  (typ.). It will then stop toggling. If an attempt is made to execute an Auto Erase operation on a protected block, DQ6 will toggle for around 3  $\mu s$  (typ.). It will then stop toggling. After toggling has stopped the device will return to Read Mode.



#### 5.20.3. DQ5 (internal time-out)

If an Auto-Program or an Auto-Erase operates normally, DQ5 outputs a 0. If the internal timer times out during a Program or an Erase operation, DQ5 outputs a 1. This indicates that the operation has not been completed within the allotted time.

Any attempt to program a 1 into a cell containing a 0 will fail (see Auto-Program Mode). In this case, DQ5 outputs a 1. In this case, DQ5 doesn't indicate defective device but mistaken usage.

After an Auto-Program or an Auto-Erase operation ends normally, the device outputs actual cell array data. Therefor only with the data of DQ5 can't specify whether cell array data or hardware sequence flag. The hosts should check the state of device whether progress or not, using DQ7 or DQ6.

In the case of internal time-out, either hardware reset or a software Reset command is required to return the device to Read Mode.

#### 5.20.4. DQ3 (Block Erase timer)

DQ3 is used to detect whether in the Auto Erase Mode and the Erase Suspend Mode.

The device automatically begins the Erase operation when the command sequence of the Chip Erase or the Block Erase is input, and DQ3 outputs 1. DQ3 outputs 0 to the selection block of the Block Erase at the Erase Suspend Read Mode. DQ3 outputs 0 regardless of the block at the Erase Suspend Program Mode. When DQ3 is a result of an Auto Erase operation failure or outputs 1, and is a result of an Erase Suspend Program failure, DQ3 outputs 0.

#### 5.20.5. DQ2 (Toggle bit 2)

DQ2 is used to indicate which blocks have been selected for an Auto Block Erase or to indicate whether the device is in an Erase Suspend Mode.

If the data is read continuously from the selected block during an Auto Block Erase, the DQ2 output will toggle. Now 1 will be output from non-selected blocks; thus, the selected block can be ascertained. If the data is read continuously from the block selected for the Auto Block Erase while the device is in the Erase Suspend Mode, the DQ2 output will toggle. Because the DQ6 output is not toggling, it can be determined that the device is in the Erase Suspend Mode. If the data is read from the address to which data is being written during the Erase Suspend in the Programming Mode, DQ2 will output a 1.

#### 5. 20.6. RY/BY (Ready/ BUSY )

The TC58FYM8T7D/B7D has a  $RY/\overline{BY}$  signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto-Program or an Auto-Erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can now accept a new command.  $RY/\overline{BY}$  outputs a 0 when an operation has failed.

www.DataSheet4U seen outputs a 0 after the rising edge of  $\overline{WE}$  in the last command cycle.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored. RY/BY outputs a 1 during an Erase Suspend operation. The output buffer for the  $RY/\overline{BY}$  pin is an open-drain type circuit, allowing a wired-OR connection. A pull-up resistor must be inserted between  $V_{DD}$  and the  $RY/\overline{BY}$  pin.



#### 6. DATA PROTECTION

TC58FYM8T7D/B7D includes a function which guards against malfunction or data corruption.

#### 6.1. Protection against Program/Erase Caused by Low Supply Voltage

To prevent malfunction at power-on or power-down, the device will not accept commands while  $V_{DD}$  is below  $V_{LKO}$ . In this state, command input is ignored.

If  $V_{DD}$  drops below  $V_{LKO}$  during an Auto operation, the device will terminate the Auto operation execution. In this case, the Auto operation is not executed again when  $V_{DD}$  returns to recommended  $V_{DD}$  voltage. Therefore, command need to be input to execute the Auto operation again.

#### 6.2. Protection against Malfunction Caused by Glitches

To prevent malfunction write during operation caused by noise from the system, the device will not accept pulses shorter than 3 ns (Typ.) input on  $\overline{WE}$ ,  $\overline{CE}$  or  $\overline{OE}$ . However, if a glitch exceeding 3 ns (Typ.) occurs and the glitch is input to the device malfunction write may occur.

The device uses standard JEDEC commands. It is conceivable that, in extreme cases, system noise may be misinterpreted as part of a command sequence input and that the device will acknowledge it. Then, even if a proper command is input, the device may not operate. To avoid this possibility, clear the Command Register before command input. In an environment prone to system noise, Toshiba recommends input of a software or hardware reset before command input.

#### 6.3. Protection against Malfunction at Power-on


To prevent damage to data caused by sudden noise at power-on, when power is turned on with  $\overline{WE} = \overline{CE} = V_{IL}$  the device does not latch the command on the first rising edge of  $\overline{WE}$  or  $\overline{CE}$ . Instead, the device automatically Resets the Command Register and enters the Read Mode.

#### 7. AC TEST CONDITIONS

PARAMETER	CONDITION
Input Pulse Level	V <sub>DD</sub> , 0.0 V
Input Pulse Rise and Fall Time (10%~90%)	2ns
Timing Measurement Reference Level (input)	V <sub>DD</sub> /2, V <sub>DD</sub> /2
Timing Measurement Reference Level (output)	V <sub>DD</sub> /2, V <sub>DD</sub> /2
Output Load	C <sub>L</sub> (30 pF) + 1 TTL Gate

www.Data\$

(AC Test Condition)





# **8. AC CHARACTERISTICS AND OPERATING CONDITIONS**

## 8.1. Read Cycle

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RC</sub>	Read Cycle Time	70	_	ns
t <sub>PRC</sub>	Page Read Cycle Time	15		ns
t <sub>ACC</sub>	Address Access Time	_	70	ns
t <sub>CE</sub>	CE Access Time	_	70	ns
t <sub>OE</sub>	OE Access Time	_	15	ns
tPACC	Page Access Time	_	15	ns
t <sub>OEH</sub>	OE High Level Hold Time (Read)	0	_	ns
t <sub>CEE</sub>	CE to Output Low-Z	0	_	ns
toee	OE to Output Low-Z	0	_	ns
tOH	Output Data Hold Time	3	_	ns
t <sub>AOH</sub>	Output Data Hold Time (Page Read)	3	_	ns
t <sub>DF1</sub>	CE to Output High-Z	_	12	ns
t <sub>DF2</sub>	OE to Output High-Z	_	12	ns



# 8.2. Command Write/Program/Erase cycle

SYMBOL	PARAMETER		MIN	MAX	UNIT
t <sub>CMD</sub>	Command Write Cycle Time		60	_	ns
t <sub>AS</sub>	Address Set-up Time		0	_	ns
t <sub>AH</sub>	Address Hold Time		20	_	ns
t <sub>DS</sub>	Data Set-up Time		20	_	ns
t <sub>DH</sub>	Data Hold Time		0	_	ns
t <sub>WELH</sub>	WE Low-Level Hold Time	(WE Control)	35	_	ns
tWEHH	WE High-Level Hold Time	(WE Control)	25	_	ns
t <sub>CES</sub>	$\overline{\text{CE}}$ Set-up Time to $\overline{\text{WE}}$ Active	(WE Control)	0	_	ns
t <sub>CEH</sub>	CE Hold Time from WE High Level	(WE Control)	0	_	ns
t <sub>CELH</sub>	CE Low-Level Hold Time	( CE Control)	35	_	ns
tCEHH	CE High-Level Hold Time	( CE Control)	25	_	ns
t <sub>WES</sub>	WE Set-up time to CE Active	( CE Control)	0	_	ns
t <sub>WEH</sub>	WE Hold Time from CE High Level	( CE Control)	0	_	ns
toes	OE Set-up Time		0	_	ns
tOEHP	OE High Level Hold Time (Polling)		6	_	ns
tOEHT	OE High Level Hold Time (Toggle Read)		18	_	ns
t <sub>CEHT</sub>	CE High Level Hold Time (Toggle Read)		18	_	ns
t <sub>AHT</sub>	Address Hold Time (Toggle)		0	_	ns
t <sub>AST</sub>	Address Set-up Time (Toggle)		0	_	ns
t <sub>VDS</sub>	V <sub>DD</sub> Set-up Time		500	_	μS
+	Program/Erase Valid to RY/BY Delay			90	ns
<sup>t</sup> BUSY	Program Valid to RY/BY Delay during Erase Sur	spend Mode		500	ns
t <sub>RB</sub>	RY/BY Recovery Time		0	_	ns
tsusp	Program Suspend Command to Suspend Mode			7	μS
tsuspa	Page Program Suspend Command to Suspend Mo	ode	_	7	μS
t <sub>RESP</sub>	Program Resume Command to Program Mode		500	ns	
tsuse	Erase Suspend Command to Suspend Mode			25	μs
t <sub>RESE</sub>	Erase Resume Command to Erase Mode		_	500	μS

www.Data



# 8.3. Hardware RESET

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>READY</sub>	Read Mode Recovery Time from RESET (During Auto Operation)		25	μS
t <sub>READY</sub>	Read Mode Recovery Time from RESET (During Non Auto Operation)	_	500	ns
t <sub>RP</sub>	RESET Low Level Hold Time	500	_	ns
t <sub>RH</sub>	Recvery Time from RESET	50	_	ns

## 8.4. Program and Erase characteristics

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
t <sub>PPW</sub>	Auto-Program Time (Word Mode)	_	12	300	μS
t <sub>PPAW</sub>	Auto-Page program time (8 word)	_	60	2400	μs
t <sub>PCEW</sub>	Auto Chip Erase Time <sup>(1)</sup>	_	316	1315	s
t <sub>PBEW</sub>	Auto Block Erase Time <sup>(1)</sup>	_	1.2	5 <sup>(2)</sup>	S
t <sub>PPRW</sub>	Auto PPB Set Time	_	100	4000	μS
t <sub>PPEW</sub>	Auto PPB Clear Time	_	2.5	5000	ms

<sup>(1)</sup> Auto Chip Erase Time and Auto Block Erase Time include internal pre program time.


<sup>(2)</sup> Minimum interval between resume and the following suspend command is 150  $\mu$ s. If it's shorter than 150  $\mu$ s, Auto Block Erase Time expand more than maximum (5.0s).




# 9. TIMING DIAGRAMS



## Read/ID Read Operation




## Page Read Operation



## **Command Write Operation**

This is the timing of the Command Write Operation. The timing which is described in the following pages is essentially the same as the timing shown on this page.

## WE Control




## CE Control


tCMD Address Command address www.DataSheet4U.com t<sub>AS</sub> t<sub>AH</sub> CE t<sub>CELH</sub> **t**CEHH twes  $\overline{\mathsf{WE}}$  $t_{DS}$ tDH  $\mathsf{D}_{\mathsf{IN}}$ Command data  $t_{\text{VDS}}$  $V_{\text{DD}}$ 




## ID Read Operation (Command Mode)



#### (Continued)






Note. BK: Bank address



#### Read after command input



#### Notes.

1. Below Commands are objects of above timing.

ID Read Command

Reset Command in ID Read mode

**CFI Read Command** 

Reset Command in CFI Read mode

Hidden ROM Mode Entry Command


Hidden ROM Mode Exit Command

Password Verify Command

2. Read Mode after last command mode input change to Read mode, ID read mode, CFI read mode or Hidden Rom mode by Read mode address and Comman mode. Above timming is needed in all cases.



# Auto-Program Operation ( WE Control)




Notes: 1. PA: Program address

2. PD: Program dat




## Auto Page Program Operation ( WE Control)



Notes: 1. PA: Program address 2.PD: Program Data




# Auto Chip Erase/Auto Block Erase Operation ( WE Control)



Note. BA: Block address




# Auto Program Operation ( CF Control)



Notes: 1. PA: Program address 2. PD: Program data


## Auto Page Program Operation ( CE Control)



Notes: 1. PA: Program address 2. PD: Program data




# Auto Chip Erase/Auto Block Erase Operation ( TE Control)



Note: BA: Block address for Auto Block Erase operation



# Program/Erase Suspend Operation




Notes: 1. BK: Bank address

2. RA: Read address



## Program/Erase Resume Operation



Notes: 1. PA: Program address

2. BK: Bank address


3. BA: Block address

4. RA: Read address


5. Flag: Hardware Sequence flag




## RY/BY during Auto Program/Erase Operation




## Hardware Reset Operation (At the Auto Operation)



## Read after RESET




## Software Reset Operation (At the Auto Operation failure)






## Hardware Sequence Flag ( DATA Polling)



Notes. 1. PA: Program address 2. BA: Block address


#### Hardware Sequence Flag (Toggle bit)






# 10. FLOW CHARTS

## Auto-Program





#### Auto-Program Command Sequence (address/data)







#### Auto-Page Program






## Auto Erase








## DQ7 DATA Polling



## **DQ6 Toggle Bit**




VA: Valid address for programming

Any of the addresses within the block being erased during a Block Erase operation "Don't care" during a Chip Erase operation




# Hidden ROM Exit Command Input






## Password Protection Mode Locking Set Operation





## Password Program Operation




www.DataSheet4U.com

PWA/PD: Password Address / Password Program Data

- XX0h/PD0 (PD0: Data of 1-16 bits in password (64bits)
- XX1h/PD1 (PD1: Data of 17-32 bits in password (64bits)
- XX2h/PD2 (PD2: Data of 33-48 bits in password (64bits)
- XX3h/PD3 (PD3: Data of 49-64 bits in password (64bits)



## **Password Verify Operation**




www.DataSheet4U.com

PWD: Password Output Data


PDW0: Data of 1-16 bits in password (64bits) PDW1: Data of 17-32 bits in password (64bits) PDW2: Data of 33-48 bits in password (64bits) PDW3: Data of 49-64 bits in password (64bits)

## Password Unlock Command Operation






## Non-Password Protection Mode Locking Set Operation






# PPB Set Command Sequence






# PPB Clear Command Sequence






## **PPB Lock Operation**


#### PPB Lock Set



#### PPB Lock Verify




#### **PPB Lock Clear**




# **TOSHIBA**

## **DPB Command Operation**


# DPB Set




#### **DPB** Verify



#### DPB Clear 1



#### DPB Clear 2





# **11. BLOCK ADDRESS TABLES**

 $*: V_{IH} \ or \ V_{IL}$ 

## 11.1. TC58FYM8T7D (Top boot block) 1/9

		Block Address												
	Bank	Block		Bank A	.ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA0	L	L	L	L	L	L	L	L	*	*	*	000000h~00FFFFh
		BA1	L	L	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh
		BA2	L	L	L	L	L	L	Н	L	*	*	*	020000h~02FFFFh
		ВА3	L	Ь	Ш	Ш	Ш	لــ	Н	Н	*	*	*	030000h~03FFFFh
		BA4	L	L	Ш	L	L	Ι	L	L	*	*	*	040000h~04FFFFh
		BA5	L	L	ш	L	L	Ι	L	Н	*	*	*	050000h~05FFFFh
		BA6	L	Ь	Ш	Ш	Ш	Ι	Н	L	*	*	*	060000h~06FFFFh
	ВК0	BA7	L	L	Ш	L	L	Ι	Н	Н	*	*	*	070000h~07FFFh
		BA8	L	L	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh
		BA9	L	L	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh
		BA10	L	L	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFFh
		BA11	L	L	ш	L	Ι	Ш	Н	Н	*	*	*	0B0000h~0BFFFFh
		BA12	L	L	L	L	Н	Н	L	L	*	*	*	0C0000h~0CFFFFh
		BA13	L	L	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh
		BA14	L	L	L	L	Н	Н	Н	L	*	*	*	0E0000h~0EFFFFh
		BA15	L	L	L	L	Н	Н	Н	Н	*	*	*	0F0000h~0FFFFFh
		BA16	L	L	L	Ι	L	┙	L	L	*	*	*	100000h~10FFFFh
		BA17	L	L	L	Η	L	L	L	Н	*	*	*	110000h~11FFFFh
www.Data\$	heet4U.com	BA18	L	L	┙	Н	L	L	Н	L	*	*	*	120000h~12FFFFh
		BA19	L	L	L	Ι	L	┙	Н	Н	*	*	*	130000h~13FFFFh
		BA20	L	L	┙	Н	L	Η	L	L	*	*	*	140000h~14FFFFh
		BA21	L	L	Ш	Н	L	Ι	L	Н	*	*	*	150000h~15FFFFh
		BA22	L	L	L	Η	L	Ι	Н	L	*	*	*	160000h~16FFFFh
	BK1	BA23	L	Ь	Ш	Η	Ш	Ι	Н	Н	*	*	*	170000h~17FFFFh
	DKI	BA24	L	L	Ш	Н	Н	┙	L	L	*	*	*	180000h~18FFFFh
		BA25	L	L	L	Η	Η	L	L	L	*	*	*	190000h~19FFFFh
		BA26	L	L	┙	Н	Н	L	Н	Н	*	*	*	1A0000h~1AFFFFh
		BA27	L	L	L	Н	Н	L	Н	Н	*	*	*	1B0000h~1BFFFFh
		BA28	L	L	L	Н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh
		BA29	L	L	L	Н	Н	Н	L	L	*	*	*	1D0000h~1DFFFFh
		BA30	L	L	L	Н	Н	Н	Н	Н	*	*	*	1E0000h~1EFFFFh
		BA31	L	L	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh



# 11.1. TC58FYM8T7D (Top boot block) 2/9

		Block Address													
	Bank	Block		Bank A	ddress		1							Address Range	
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode	
		BA32	L	L	Н	L	L	L	L	L	*	*	*	200000h~20FFFFh	
		BA33	L	L	Н	L	L	L	L	Н	*	*	*	210000h~21FFFFh	
		BA34	L	L	Н	L	L	L	Н	L	*	*	*	220000h~22FFFFh	
		BA35	L	L	Н	L	L	L	Н	Н	*	*	*	230000h~23FFFFh	
		BA36	L	L	Н	L	L	Н	L	L	*	*	*	240000h~24FFFFh	
		BA37	L	L	Н	L	L	Н	L	Н	*	*	*	250000h~25FFFFh	
		BA38	L	L	Н	L	L	Н	Н	L	*	*	*	260000h~26FFFFh	
	BK2	BA39	L	L	Н	L	L	Н	Н	Н	*	*	*	270000h~27FFFh	
	DN2	BA40	L	L	Н	L	Н	L	L	L	*	*	*	280000h~28FFFFh	
		BA41	L	L	Н	L	Н	L	L	Н	*	*	*	290000h~29FFFFh	
		BA42	L	L	Н	L	Н	L	Н	L	*	*	*	2A0000h~2AFFFFh	
		BA43	L	L	Н	L	Н	L	Н	Н	*	*	*	2B0000h~2BFFFFh	
		BA44	L	L	Н	L	Н	Н	L	L	*	*	*	2C0000h~2CFFFFh	
		BA45	L	L	Н	L	Н	Н	L	Н	*	*	*	2D0000h~2DFFFFh	
		BA46	L	L	Н	L	Н	Н	Н	L	*	*	*	2E0000h~2EFFFFh	
		BA47	L	L	Н	L	Н	Н	Н	Н	*	*	*	2F0000h~2FFFFh	
		BA48	L	L	Н	Н	L	L	L	L	*	*	*	300000h~30FFFFh	
		BA49	L	L	Н	Н	L	L	L	Н	*	*	*	310000h~31FFFFh	
		BA50	L	L	Н	Н	L	L	Н	L	*	*	*	320000h~32FFFFh	
		BA51	L	L	Н	Н	L	L	Н	Н	*	*	*	330000h~33FFFFh	
www.Datas	heet4U.com	BA52	L	L	Н	Н	L	Н	L	L	*	*	*	340000h~34FFFFh	
		BA53	L	L	Н	Н	L	Н	L	Н	*	*	*	350000h~35FFFFh	
		BA54	L	L	Н	Н	Ш	Η	Η	┙	*	*	*	360000h~36FFFFh	
	DKO	BA55	L	L	Н	Н	L	Н	Н	Н	*	*	*	370000h~37FFFFh	
	BK3	BA56	L	L	Н	Н	Η	L	L	L	*	*	*	380000h~38FFFFh	
		BA57	L	L	Н	Н	Ι	L	┙	Ι	*	*	*	390000h~39FFFFh	
		BA58	L	L	Н	Н	Н	L	Н	L	*	*	*	3A0000h~3AFFFFh	
		BA59	L	L	Н	Ι	Ι	L	Н	Ι	*	*	*	3B0000h~3BFFFFh	
		BA60	L	L	Н	Н	Н	Н	L	L	*	*	*	3C0000h~3CFFFFh	
		BA61	L	L	Н	Н	Н	Н	L	Н	*	*	*	3D0000h~3DFFFFh	
		BA62	L	L	Н	Н	Н	Н	Н	L	*	*	*	3E0000h~3EFFFFh	
		BA63	L	L	Н	Н	Η	Н	Н	Н	*	*	*	3F0000h~3FFFFFh	



# 11.1. TC58FYM8T7D (Top boot block) 3/9

							Blo	ck Addr	ess					
	Bank .,	Block		Bank A	ddress	i								Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA64	L	Н	L	L	L	L	L	L	*	*	*	400000h~40FFFh
		BA65	L	Н	L	L	L	L	L	Н	*	*	*	410000h~41FFFFh
		BA66	L	Н	L	L	L	L	Н	L	*	*	*	420000h~42FFFFh
		BA67	L	Н	L	L	L	L	Н	Н	*	*	*	430000h~43FFFFh
		BA68	L	Н	L	L	L	Н	L	L	*	*	*	440000h~44FFFFh
		BA69	L	Н	L	L	L	Н	L	Н	*	*	*	450000h~45FFFFh
	· ·	BA70	L	Н	L	L	L	Н	Н	L	*	*	*	460000h~46FFFFh
	DICA	BA71	L	Н	L	L	L	Н	Н	Н	*	*	*	470000h~47FFFFh
	BK4	BA72	L	Н	L	L	Н	L	L	L	*	*	*	480000h~48FFFFh
	Ī	BA73	L	Н	L	L	Н	L	L	Н	*	*	*	490000h~49FFFFh
		BA74	L	Н	L	L	Н	L	Н	L	*	*	*	4A0000h~4AFFFFh
		BA75	L	Н	L	L	Н	L	Н	Н	*	*	*	4B0000h~4BFFFFh
		BA76	L	Н	L	L	Н	Н	L	L	*	*	*	4C0000h~4CFFFFh
		BA77	L	Н	L	L	Н	Н	L	Н	*	*	*	4D0000h~4DFFFFh
		BA78	L	Н	L	L	Н	Н	Н	L	*	*	*	4E0000h~4EFFFFh
		BA79	L	Н	L	L	Н	Н	Н	Н	*	*	*	4F0000h~4FFFFh
		BA80	L	Н	L	Н	L	L	L	L	*	*	*	500000h~50FFFFh
		BA81	L	Н	L	Н	L	L	L	Н	*	*	*	510000h~51FFFFh
		BA82	L	Н	L	Н	L	L	Н	L	*	*	*	520000h~52FFFFh
		BA83	L	Н	L	Н	L	L	Н	Н	*	*	*	530000h~53FFFFh
www.Data\$heet	t4U.com	BA84	L	Н	L	Н	L	Н	L	L	*	*	*	540000h~54FFFFh
		BA85	L	Н	L	Н	Ш	Ι	Ш	Н	*	*	*	550000h~55FFFFh
		BA86	L	Н	L	Н	L	Η	Н	L	*	*	*	560000h~56FFFFh
	BK5	BA87	L	Н	L	Н	┙	Ι	Η	Н	*	*	*	570000h~57FFFh
'	DKO	BA88	L	Н	L	Н	Н	L	L	L	*	*	*	580000h~58FFFFh
		BA89	L	Н	L	Н	Н	L	L	Н	*	*	*	590000h~59FFFFh
		BA90	L	Н	L	Н	Н	L	Н	L	*	*	*	5A0000h~5AFFFFh
		BA91	L	Н	L	Н	Н	L	Н	Н	*	*	*	5B0000h~5BFFFFh
		BA92	L	Н	L	Н	Н	Н	L	L	*	*	*	5C0000h~5CFFFh
		BA93	L	Н	L	Н	Н	Н	L	Н	*	*	*	5D0000h~5DFFFFh
		BA94	L	Н	L	Н	Н	Н	Н	L	*	*	*	5E0000h~5EFFFh
		BA95	L	Н	L	Н	Н	Н	Н	Н	*	*	*	5F0000h~5FFFFh

2008-03-19 F-56/73



# 11.1. TC58FYM8T7D (Top boot block) 4/9

							Blo	ck Add	ress					
	Bank	Block		Bank A	Address	i								Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA96	L	Н	Н	L	L	L	L	L	*	*	*	600000h~60FFFh
		BA97	L	Н	Н	L	L	L	L	Н	*	*	*	610000h~61FFFFh
		BA98	L	Н	Н	L	L	L	Н	L	*	*	*	620000h~62FFFFh
		BA99	L	Н	Н	L	L	L	Н	Н	*	*	*	630000h~63FFFFh
		BA100	L	Н	Н	L	L	Н	L	L	*	*	*	640000h~64FFFFh
		BA101	L	Н	Н	L	L	Н	L	Н	*	*	*	650000h~65FFFFh
		BA102	L	Н	Н	L	L	Н	Н	L	*	*	*	660000h~66FFFFh
	DIVO	BA103	L	Н	Н	L	L	Н	Н	Н	*	*	*	670000h~67FFFh
	BK6	BA104	L	Н	Н	L	Н	L	L	L	*	*	*	680000h~68FFFFh
		BA105	L	Н	Н	L	Н	L	L	Н	*	*	*	690000h~69FFFFh
		BA106	L	Н	Н	L	Н	L	Н	L	*	*	*	6A0000h~6AFFFFh
		BA107	L	Н	Н	L	Н	L	Н	Н	*	*	*	6B0000h~6BFFFFh
		BA108	L	Н	Н	L	Н	Н	L	L	*	*	*	6C0000h~6CFFFFh
		BA109	L	Н	Н	L	Н	Н	L	Н	*	*	*	6D0000h~6DFFFFh
		BA110	L	Н	Н	L	Н	Н	Н	L	*	*	*	6E0000h~6EFFFFh
		BA111	L	Н	Н	L	Н	Н	Н	Н	*	*	*	6F0000h~6FFFFh
		BA112	L	Н	Н	Н	L	L	L	L	*	*	*	700000h~70FFFFh
		BA113	L	Н	Н	Н	L	L	L	Н	*	*	*	710000h~71FFFFh
		BA114	L	Н	Н	Н	L	L	Н	L	*	*	*	720000h~72FFFFh
		BA115	L	Н	Н	Н	L	L	Н	Н	*	*	*	730000h~73FFFFh
www.Datas	heet4U.com	BA116	L	Н	Н	Н	L	Н	L	L	*	*	*	740000h~74FFFFh
		BA117	L	Н	Н	Н	L	Н	L	Н	*	*	*	750000h~75FFFFh
		BA118	L	Н	Н	Н	L	Н	Н	L	*	*	*	760000h~76FFFFh
	BK7	BA119	L	Н	Н	Н	L	Н	Н	Н	*	*	*	770000h~77FFFFh
	DK/	BA120	L	Н	Н	Н	Н	L	L	L	*	*	*	780000h~78FFFFh
		BA121	L	Н	Н	Н	Н	L	L	Н	*	*	*	790000h~79FFFFh
		BA122	L	Н	Н	Н	Н	L	Н	L	*	*	*	7A0000h~7AFFFFh
		BA123	L	Н	Н	Н	Н	L	Н	Н	*	*	*	7B0000h~7BFFFFh
		BA124	L	Н	Н	Н	Н	Н	L	L	*	*	*	7C0000h~7CFFFFh
		BA125	L	Н	Н	Н	Н	Н	L	Н	*	*	*	7D0000h~7DFFFFh
		BA126	L	Н	Н	Н	Н	Н	Н	L	*	*	*	7E0000h~7EFFFFh
		BA127	L	Н	Н	Н	Н	Н	Н	Н	*	*	*	7F0000h~7FFFFh

2008-03-19 F-57/73



# 11.1. TC58FYM8T7D (Top boot block) 5/9

							Blo	ck Addr	ess					
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA128	Н	L	L	L	L	L	L	L	*	*	*	800000h~80FFFFh
		BA129	Н	L	L	L	L	L	L	Н	*	*	*	810000h~81FFFFh
		BA130	Н	L	L	L	L	L	Н	L	*	*	*	820000h~82FFFFh
		BA131	Н	L	L	L	L	L	Н	Н	*	*	*	830000h~83FFFFh
		BA132	Н	L	L	L	L	Н	L	L	*	*	*	840000h~84FFFFh
		BA133	Н	L	L	L	L	Н	L	Н	*	*	*	850000h~85FFFFh
		BA134	Н	L	L	L	L	Н	Н	L	*	*	*	860000h~86FFFFh
	DIVO	BA135	Н	L	L	L	L	Н	Н	Н	*	*	*	870000h~87FFFh
	BK8	BA136	Н	L	L	L	Н	L	L	L	*	*	*	880000h~88FFFFh
		BA137	Н	L	L	L	Н	L	L	Н	*	*	*	890000h~89FFFFh
		BA138	Н	L	L	L	Н	L	Н	L	*	*	*	8A0000h~8AFFFFh
		BA139	Н	L	L	L	Н	L	Н	Н	*	*	*	8B0000h~8BFFFFh
		BA140	Н	L	L	L	Н	Н	L	L	*	*	*	8C0000h~8CFFFFh
		BA141	Н	L	L	L	Н	Н	L	Н	*	*	*	8D0000h~8DFFFFh
		BA142	Н	L	L	L	Н	Н	Н	L	*	*	*	8E0000h~8EFFFFh
		BA143	Н	L	L	L	Н	Н	Н	Н	*	*	*	8F0000h~8FFFFFh
		BA144	Н	L	L	Н	L	L	L	L	*	*	*	900000h~90FFFh
		BA145	Н	L	L	Н	L	L	L	Н	*	*	*	910000h~91FFFFh
		BA146	Н	L	L	Н	L	L	Н	L	*	*	*	920000h~92FFFFh
		BA147	Н	L	L	Н	L	L	Н	Н	*	*	*	930000h~93FFFFh
www.Data\$	heet4U.com	BA148	Н	L	L	Н	L	Н	L	L	*	*	*	940000h~94FFFFh
		BA149	Н	L	L	Н	L	Н	L	Н	*	*	*	950000h~95FFFFh
		BA150	Н	L	L	Н	L	Н	Н	L	*	*	*	960000h~96FFFFh
	BK9	BA151	Н	L	L	Н	L	Н	Н	Н	*	*	*	970000h~97FFFh
	BK9	BA152	Н	L	L	Н	Н	L	L	L	*	*	*	980000h~98FFFFh
		BA153	Н	L	L	Н	Н	L	L	L	*	*	*	990000h~99FFFFh
		BA154	Н	L	L	Н	Н	L	Н	Н	*	*	*	9A0000h~9AFFFFh
		BA155	Н	L	L	Н	Н	L	Н	Н	*	*	*	9B0000h~9BFFFFh
		BA156	Н	L	L	Н	Н	Н	L	L	*	*	*	9C0000h~9CFFFh
		BA157	Н	L	L	Н	Н	Н	L	L	*	*	*	9D0000h~9DFFFFh
		BA158	Н	L	L	Н	Н	Н	Н	Н	*	*	*	9E0000h~9EFFFh
		BA159	Н	L	L	Н	Н	Н	Н	Н	*	*	*	9F0000h~9FFFFh

2008-03-19 F-58/73



## 11.1. TC58FYM8T7D (Top boot block) 6/9

							Blo	ck Addr	ess					
	Bank ,,	Block ,,		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA160	Н	L	Н	L	L	L	L	L	*	*	*	A00000h~A0FFFFh
		BA161	Н	L	Н	L	L	L	L	Н	*	*	*	A10000h~A1FFFFh
		BA162	Н	L	Η	L	L	L	Η	L	*	*	*	A20000h~A2FFFFh
		BA163	Н	L	Η	L	L	L	Н	Н	*	*	*	A30000h~A3FFFFh
		BA164	Н	L	Η	L	L	Н	L	L	*	*	*	A40000h~A4FFFFh
		BA165	Н	L	Η	L	L	Н	L	Н	*	*	*	A50000h~A5FFFFh
		BA166	Н	L	Η	L	L	Н	Н	L	*	*	*	A60000h~A6FFFFh
	BK10	BA167	Н	L	Н	L	L	Н	Н	Н	*	*	*	A70000h~A7FFFFh
	BKIU	BA168	Н	L	Η	L	Η	L	L	L	*	*	*	A80000h~A8FFFFh
		BA169	Н	L	Н	L	Н	L	L	Н	*	*	*	A90000h~A9FFFFh
		BA170	Н	L	Н	L	Н	L	Н	L	*	*	*	AA0000h~AAFFFFh
		BA171	Н	L	Н	L	Н	L	Н	Н	*	*	*	AB0000h~ABFFFFh
		BA172	Н	L	Η	L	Н	Н	L	L	*	*	*	AC0000h~ACFFFh
		BA173	Н	L	Н	L	Н	Н	L	Н	*	*	*	AD0000h~ADFFFFh
		BA174	Н	L	Н	L	Н	Н	Н	L	*	*	*	AE0000h~AEFFFFh
		BA175	Н	L	Н	L	Н	Н	Н	Н	*	*	*	AF0000h~AFFFFh
		BA176	Н	L	Н	Н	L	L	L	L	*	*	*	B00000h~B0FFFFh
		BA177	Н	L	Ι	Н	Ш	┙	Ш	Ι	*	*	*	B10000h~B1FFFFh
		BA178	Н	L	Η	Н	L	L	Н	L	*	*	*	B20000h~B2FFFFh
		BA179	Н	L	Ι	Ι	┙	L	Ι	Η	*	*	*	B30000h~B3FFFFh
www.Data\$	heet4U.com	BA180	Н	L	Η	Н	L	Н	L	L	*	*	*	B40000h~B4FFFFh
		BA181	Н	L	Н	Н	L	Н	L	Н	*	*	*	B50000h~B5FFFFh
		BA182	Н	L	Ι	Н	Ш	Ι	Ι	┙	*	*	*	B60000h~B6FFFFh
	BK11	BA183	Н	L	Η	Н	L	Н	Н	Н	*	*	*	B70000h~B7FFFFh
	DNII	BA184	Н	L	Н	Н	Н	L	L	L	*	*	*	B80000h~B8FFFFh
		BA185	Н	L	Ι	Н	Ι	┙	Ш	Ι	*	*	*	B90000h~B9FFFFh
		BA186	Н	L	Η	Н	Н	L	Н	L	*	*	*	BA0000h~BAFFFFh
		BA187	Н	L	Н	Н	Н	L	Н	Н	*	*	*	BB0000h~BBFFFFh
		BA188	Н	L	Η	Н	Η	Н	L	L	*	*	*	BC0000h~BCFFFh
		BA189	Н	L	Η	Η	Н	Н	L	Н	*	*	*	BD0000h~BDFFFFh
		BA190	Н	L	Η	Η	Н	Н	Н	L	*	*	*	BE0000h~BEFFFFh
		BA191	Н	L	Н	Н	Н	Н	Н	Н	*	*	*	BF0000h~BFFFFh

2008-03-19 F-59/73



## 11.1. TC58FYM8T7D (Top boot block) 7/9

							Blo	ck Addr	ess					
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA192	Н	Н	L	L	L	L	L	L	*	*	*	C00000h~C0FFFh
		BA193	Н	Н	L	L	L	L	L	Н	*	*	*	C10000h~C1FFFh
		BA194	Н	Н	L	L	L	L	Н	L	*	*	*	C20000h~C2FFFh
		BA195	Н	Н	L	L	L	L	Н	Н	*	*	*	C30000h~C3FFFh
		BA196	Н	Н	L	L	L	Н	L	L	*	*	*	C40000h~C4FFFFh
		BA197	Н	Н	L	L	L	Н	L	Н	*	*	*	C50000h~C5FFFh
		BA198	Н	Н	L	L	L	Н	Н	L	*	*	*	C60000h~C6FFFh
	DICAO	BA199	Н	Н	L	L	L	Н	Н	Н	*	*	*	C70000h~C7FFFh
	BK12	BA200	Н	Н	L	L	Н	L	L	L	*	*	*	C80000h~C8FFFFh
		BA201	Н	Н	L	L	Н	L	L	Н	*	*	*	C90000h~C9FFFh
		BA202	Н	Н	L	L	Н	L	Н	L	*	*	*	CA0000h~CAFFFFh
		BA203	Н	Н	L	L	Н	L	Н	Н	*	*	*	CB0000h~CBFFFFh
		BA204	Н	Н	L	L	Н	Н	L	L	*	*	*	CC0000h~CCFFFFh
		BA205	Н	Н	L	L	Н	Н	L	Н	*	*	*	CD0000h~CDFFFh
		BA206	Н	Н	L	L	Н	Н	Н	L	*	*	*	CE0000h~CEFFFh
		BA207	Н	Н	L	L	Н	Н	Н	Н	*	*	*	CF0000h~CFFFFh
		BA208	Н	Н	L	H	L	L	L	L	*	*	*	D00000h~D0FFFFh
		BA209	Н	Н	L	Н	L	L	L	Н	*	*	*	D10000h~D1FFFFh
		BA210	Ι	Ι	Ш	Ι	Ш	Ш	Η	<b>ا</b>	*	*	*	D20000h~D2FFFFh
		BA211	Η	Η	L	Η		L	Н	Ι	*	*	*	D30000h~D3FFFFh
www.Datas	heet4U.com	BA212	Н	Н	L	I	L	Н	L	L	*	*	*	D40000h~D4FFFFh
		BA213	Η	Η	L	Η	L	Ι	L	Η	*	*	*	D50000h~D5FFFFh
		BA214	Н	Н	L	Н	L	Н	Н	L	*	*	*	D60000h~D6FFFFh
	BK13	BA215	Н	Н	L	Н	L	Н	Н	Н	*	*	*	D70000h~D7FFFFh
	DICTO	BA216	Н	Н	L	Н	Н	L	L	L	*	*	*	D80000h~D8FFFFh
		BA217	Н	Н	L	Н	Н	L	L	Н	*	*	*	D90000h~D9FFFFh
		BA218	Н	Н	L	Н	Н	L	Н	L	*	*	*	DA0000h~DAFFFFh
		BA219	Н	Н	L	Н	Н	L	Н	Н	*	*	*	DB0000h~DBFFFFh
		BA220	Н	Н	L	Н	Н	Н	L	L	*	*	*	DC0000h~DCFFFFh
		BA221	Н	Н	L	Н	Н	Н	L	Н	*	*	*	DD0000h~DDFFFFh
		BA222	Н	Н	L	Н	Н	Н	Н	L	*	*	*	DE0000h~DEFFFFh
		BA223	Н	Н	L	Н	Η	Н	Н	Н	*	*	*	DF0000h~DFFFFh



# 11.1. TC58FYM8T7D (Top boot block) 8/9

							Blo	ck Addr	ess					
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA224	Н	Н	Н	L	L	L	L	L	*	*	*	E00000h~E0FFFh
		BA225	Н	Н	Н	L	L	L	L	Н	*	*	*	E10000h~E1FFFh
		BA226	Н	Н	Н	L	L	L	Н	L	*	*	*	E20000h~E2FFFh
		BA227	Н	Н	Н	L	L	L	Н	Н	*	*	*	E30000h~E3FFFh
		BA228	Н	Н	Н	L	L	Н	L	L	*	*	*	E40000h~E4FFFh
		BA229	Н	Н	Н	L	L	Н	L	Н	*	*	*	E50000h~E5FFFh
		BA230	Н	Н	Н	L	L	Н	Н	L	*	*	*	E60000h~E6FFFh
	DICAA	BA231	Н	Н	Н	L	L	Н	Н	Н	*	*	*	E70000h~E7FFFh
	BK14	BA232	Н	Н	Н	L	Н	L	L	L	*	*	*	E80000h~E8FFFFh
		BA233	Н	Н	Н	L	Н	L	L	Н	*	*	*	E90000h~E9FFFh
		BA234	Н	Н	Н	L	Н	L	Н	L	*	*	*	EA0000h~EAFFFFh
		BA235	Н	Н	Н	L	Н	L	Н	Н	*	*	*	EB0000h~EBFFFFh
		BA236	Н	Н	Н	L	Н	Н	L	L	*	*	*	EC0000h~ECFFFh
		BA237	Н	Н	Н	L	Н	Н	L	Н	*	*	*	ED0000h~EDFFFFh
		BA238	Н	Н	Н	L	Н	Н	Н	L	*	*	*	EE0000h~EEFFFFh
		BA239	Н	Н	Н	L	Н	Н	Н	Н	*	*	*	EF0000h~EFFFFh
		BA240	Н	Н	Н	Н	L	L	L	L	*	*	*	F00000h~F0FFFh
		BA241	Н	Н	Н	Н	L	L	L	Н	*	*	*	F10000h~F1FFFh
		BA242	Н	Н	Н	Н	L	L	Н	L	*	*	*	F20000h~F2FFFh
		BA243	Н	Н	Н	Н	L	L	Н	Н	*	*	*	F30000h~F3FFFFh
www.Datas	sheet4U.com	BA244	Н	Н	Н	Н	L	Н	L	L	*	*	*	F40000h~F4FFFh
		BA245	Н	Н	Н	Н	L	Н	L	Н	*	*	*	F50000h~F5FFFh
		BA246	Н	Н	Н	Н	L	Н	Н	L	*	*	*	F60000h~F6FFFh
	BA15	BA247	Н	Н	Н	Н	L	Н	Н	Н	*	*	*	F70000h~F7FFFh
		BA248	Н	Н	Н	Н	Н	L	L	L	*	*	*	F80000h~F8FFFFh
		BA249	Н	Н	Н	Н	Н	L	L	Н	*	*	*	F90000h~F9FFFh
		BA250	Н	Н	Н	Н	Н	L	Н	L	*	*	*	FA0000h~FAFFFFh
		BA251	Н	Н	Н	Н	Н	L	Н	Η	*	*	*	FB0000h~FBFFFFh
		BA252	Н	Н	Н	Н	Н	Н	L	L	*	*	*	FC0000h~FCFFFh
		BA253	Н	Н	Н	Н	Н	Н	L	Η	*	*	*	FD0000h~FDFFFFh
		BA254	Н	Н	Н	Н	Н	Н	Н	L	*	*	*	FE0000h~FEFFFh

2008-03-19 F-61/73



# 11.1. TC58FYM8T7D (Top boot block) 9/9

Donk	Block					Blo	ck Addı	ess					Address Bangs
Bank #	BIOCK #		Bank A	ddress									Address Range
"	"	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
	BA255	Н	Н	Η	Н	Н	Н	Н	Н	L	L	L	FF0000h~FF1FFFh
	BA256	Н	Η	Η	Η	Н	Н	Η	Н	L	L	Η	FF2000h~FF3FFFh
	BA257	Н	Н	Н	Н	Н	Н	Н	Н	L	Η	L	FF4000h~FF5FFFh
BK15	BA258	Н	Н	Н	Н	Н	Н	Н	Н	L	Η	Н	FF6000h~FF7FFh
BK15	BA259	Н	Ι	Ι	Ι	Н	Н	Ι	Н	Н	Ш	L	FF8000h~FF9FFFh
	BA260	Н	Ι	Ι	Ι	Н	Н	Ι	Н	Н	L	Ι	FFA000h~FFBFFFh
	BA261	Н	Ι	Ι	Ι	Н	Н	Ι	Н	Н	Ι	L	FFC000h~FFDFFFh
	BA262	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	FFE000h~FFFFFh



## 11.2. TC58FYM8B7D (Bottom boot block) 1/9

Bank	Block					Blo	ck Addı	ess					Address Range
# #	BIOCK #		Bank A	ddress									Address Range
"	"	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
	BA0	L	L	L	L	L	L	L	L	L	L	L	000000h~001FFFh
	BA1	L	L	L	L	L	L	L	L	L	L	Н	002000h~003FFFh
	BA2	L	L	L	L	L	L	L	L	L	Н	L	004000h~005FFFh
BK0	BA3	L	L	L	L	L	L	L	L	L	Н	Н	006000h~007FFFh
	BA4	L	Ы	L	L	L	L	L	L	Н	Ы	L	008000h~009FFFh
	BA5	L	L	L	L	L	L	L	L	Н	L	Н	00A000h~00BFFFh
	BA6	L	L	L	L	L	Ы	L	L	Н	Ι	L	00C000h~00DFFFh
	BA7	L	L	L	L	L	L	L	L	Н	Н	Н	00E000h~00FFFFh



## 11.2. TC58FYM8B7D (Bottom boot block) 2/9

							Blo	ck Addı	ress					1
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA8	L	L	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh
		BA9	L	L	L	L	L	L	Н	L	*	*	*	020000h~02FFFFh
		BA10	L	L	L	L	L	L	Н	Н	*	*	*	030000h~03FFFFh
		BA11	L	L	L	L	L	Н	L	L	*	*	*	040000h~04FFFFh
		BA12	L	L	L	L	L	Н	L	Н	*	*	*	050000h~05FFFFh
		BA13	L	L	L	L	L	Н	Н	L	*	*	*	060000h~06FFFFh
		BA14	L	L	L	L	L	Н	Н	Н	*	*	*	070000h~07FFFFh
	BK0	BA15	L	L	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh
		BA16	L	L	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh
		BA17	L	L	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFFh
		BA18	L	L	L	L	Н	L	Н	Н	*	*	*	0B0000h~0BFFFFh
		BA19	L	L	L	L	Н	Н	L	L	*	*	*	0C0000h~0CFFFFh
		BA20	L	L	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh
		BA21	L	L	L	L	Н	Н	Н	L	*	*	*	0E0000h~0EFFFFh
		BA22	L	L	L	L	Н	Н	Н	Н	*	*	*	0F0000h~0FFFFh
		BA23	L	L	L	Н	L	L	L	L	*	*	*	100000h~10FFFFh
		BA24	L	L	L	Н	L	L	L	Н	*	*	*	110000h~11FFFFh
		BA25	L	L	L	Н	L	L	Н	L	*	*	*	120000h~12FFFFh
		BA26	L	L	L	Н	L	L	Н	Н	*	*	*	130000h~13FFFFh
5		BA27	L	L	L	Н	L	Н	L	L	*	*	*	140000h~14FFFFh
www.Datas	heet4U.com	BA28	L	L	L	Н	L	Н	L	Н	*	*	*	150000h~15FFFFh
		BA29	L	L	L	Н	L	Н	Н	L	*	*	*	160000h~16FFFFh
	DIZA	BA30	L	L	L	Н	L	Н	Н	Н	*	*	*	170000h~17FFFFh
	BK1	BA31	L	L	L	Н	Н	L	L	L	*	*	*	180000h~18FFFFh
		BA32	L	L	L	Н	Н	L	L	Н	*	*	*	190000h~19FFFFh
		BA33	L	L	L	Н	Н	L	Н	L	*	*	*	1A0000h~1AFFFFh
		BA34	L	L	L	Н	Н	L	Н	Н	*	*	*	1B0000h~1BFFFFh
		BA35	L	L	L	Н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh
		BA36	L	L	L	Н	Н	Н	L	Н	*	*	*	1D0000h~1DFFFFh
		BA37	L	L	L	Н	Н	Н	Н	L	*	*	*	1E0000h~1EFFFFh
		BA38	L	L	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh

2008-03-19 F-64/73



## 11.2. TC58FYM8B7D (Bottom boot block) 3/9

							Blo	ck Addr	ess					
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA39	L	L	Н	L	L	L	L	L	*	*	*	200000h~20FFFFh
		BA40	L	L	Н	L	L	L	L	Н	*	*	*	210000h~21FFFFh
		BA41	L	L	Н	L	L	L	Н	L	*	*	*	220000h~22FFFFh
		BA42	L	L	Н	L	L	L	Н	Н	*	*	*	230000h~23FFFFh
		BA43	L	L	Н	L	L	Н	L	L	*	*	*	240000h~24FFFFh
		BA44	L	L	Н	L	L	Н	L	Н	*	*	*	250000h~25FFFFh
		BA45	L	L	Н	L	L	Н	Н	L	*	*	*	260000h~26FFFFh
	DICO	BA46	L	L	Н	L	L	Н	Н	Н	*	*	*	270000h~27FFFh
	BK2	BA47	L	L	Н	L	Н	L	L	L	*	*	*	280000h~28FFFFh
		BA48	L	L	Н	L	Н	L	L	Н	*	*	*	290000h~29FFFFh
		BA49	L	L	Н	L	Н	L	Н	L	*	*	*	2A0000h~2AFFFFh
		BA50	L	L	Н	L	Н	L	Н	Н	*	*	*	2B0000h~2BFFFFh
		BA51	L	L	Н	L	Н	Н	L	L	*	*	*	2C0000h~2CFFFFh
		BA52	L	L	Н	L	Н	Н	L	Н	*	*	*	2D0000h~2DFFFFh
		BA53	L	L	Н	L	Н	Н	Н	L	*	*	*	2E0000h~2EFFFFh
		BA54	L	L	Н	L	Н	Н	Н	Н	*	*	*	2F0000h~2FFFFh
		BA55	L	L	Н	Н	L	L	L	L	*	*	*	300000h~30FFFFh
		BA56	L	L	Н	Н	L	L	L	Н	*	*	*	310000h~31FFFFh
		BA57	L	L	Н	Н	L	L	Н	L	*	*	*	320000h~32FFFFh
		BA58	L	L	Н	Н	L	L	Н	Н	*	*	*	330000h~33FFFFh
www.Datas	heet4U.com	BA59	L	L	Н	Н	L	Н	L	L	*	*	*	340000h~34FFFFh
		BA60	L	L	Н	Н	L	Н	L	Н	*	*	*	350000h~35FFFFh
		BA61	L	L	Н	Н	L	Н	Н	L	*	*	*	360000h~36FFFFh
	DKO	BA62	L	L	Н	Н	L	Н	Н	Н	*	*	*	370000h~37FFFFh
	BK3	BA63	L	L	Н	Н	Н	L	L	L	*	*	*	380000h~38FFFFh
		BA64	L	L	Н	Н	Н	L	L	Н	*	*	*	390000h~39FFFFh
		BA65	L	L	Н	Н	Н	L	Н	L	*	*	*	3A0000h~3AFFFFh
		BA66	L	L	Н	Н	Н	L	Η	Н	*	*	*	3B0000h~3BFFFFh
		BA67	L	L	Н	Н	Н	Н	L	L	*	*	*	3C0000h~3CFFFFh
		BA68	L	L	Н	Н	Н	Н	L	Н	*	*	*	3D0000h~3DFFFFh
		BA69	L	L	Н	Н	Н	Η	Η	L	*	*	*	3E0000h~3EFFFFh
		BA70	L	L	Н	Н	Н	Н	Н	Н	*	*	*	3F0000h~3FFFFFh

2008-03-19 F-65/73



## 11.2. TC58FYM8B7D (Bottom boot block) 4/9

							Blo	ck Addr	ess					
	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA71	L	Н	L	L	L	L	L	L	*	*	*	400000h~40FFFFh
		BA72	L	Н	L	L	L	L	L	Н	*	*	*	410000h~41FFFFh
		BA73	L	Н	L	L	L	L	Н	L	*	*	*	420000h~42FFFFh
		BA74	L	Н	L	L	L	L	Н	Н	*	*	*	430000h~43FFFFh
		BA75	L	Н	L	L	L	Н	L	L	*	*	*	440000h~44FFFFh
		BA76	L	Н	L	L	L	Н	L	Н	*	*	*	450000h~45FFFFh
		BA77	L	Н	L	L	L	Н	Н	L	*	*	*	460000h~46FFFFh
	DIC4	BA78	L	Н	L	L	L	Н	Н	Н	*	*	*	470000h~47FFFFh
	BK4	BA79	L	Н	L	L	Н	L	L	L	*	*	*	480000h~48FFFFh
		BA80	L	Н	L	L	Н	L	L	Н	*	*	*	490000h~49FFFFh
		BA81	L	Н	L	L	Н	L	Н	L	*	*	*	4A0000h~4AFFFFh
		BA82	L	Н	L	L	Н	L	Н	Н	*	*	*	4B0000h~4BFFFFh
		BA83	L	Н	L	L	Н	Н	L	L	*	*	*	4C0000h~4CFFFFh
		BA84	L	Н	L	L	Н	Н	L	Н	*	*	*	4D0000h~4DFFFFh
		BA85	L	Н	L	L	Н	Н	Н	L	*	*	*	4E0000h~4EFFFFh
		BA86	L	Н	L	L	Н	Н	Н	Н	*	*	*	4F0000h~4FFFFh
		BA87	L	Н	L	Н	L	L	L	L	*	*	*	500000h~50FFFFh
		BA88	L	Н	L	Н	L	L	L	Н	*	*	*	510000h~51FFFFh
		BA89	L	Н	L	Н	L	L	Н	L	*	*	*	520000h~52FFFFh
		BA90	L	Н	L	Н	L	L	Н	Н	*	*	*	530000h~53FFFFh
www.Datas	heet4U.com	BA91	L	Н	L	Н	L	Н	L	L	*	*	*	540000h~54FFFFh
		BA92	L	Н	L	Н	L	Н	L	Н	*	*	*	550000h~55FFFFh
		BA93	L	Н	L	Н	L	Н	Н	L	*	*	*	560000h~56FFFFh
	DICE	BA94	L	Н	L	Н	L	Н	Н	Н	*	*	*	570000h~57FFFh
	BK5	BA95	L	Н	L	Н	Н	L	L	L	*	*	*	580000h~58FFFFh
		BA96	L	Н	L	Н	Н	L	L	Н	*	*	*	590000h~59FFFFh
		BA97	L	Н	L	Н	Н	L	Н	L	*	*	*	5A0000h~5AFFFFh
		BA98	L	Н	L	Н	Н	L	Н	Н	*	*	*	5B0000h~5BFFFFh
		BA99	L	Н	L	Н	Н	Н	L	L	*	*	*	5C0000h~5CFFFFh
		BA100	L	Н	L	Н	Н	Н	L	Н	*	*	*	5D0000h~5DFFFFh
		BA101	L	Н	L	Н	Н	Н	Н	L	*	*	*	5E0000h~5EFFFFh
		BA102	L	Н	L	Н	Н	Н	Н	Н	*	*	*	5F0000h~5FFFFh

2008-03-19 F-66/73



## 11.2. TC58FYM8B7D (Bottom boot block) 5/9

							Dla	ماد ۸ مامات						
	Bank	Block		Dani. A	ddress		DIO	ck Addr	ess					Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA103	L	Н	н	L	L	L	L	L	*	*	*	600000h~60FFFFh
		BA104	L	Н	Н	L	L	L	L	Н	*	*	*	610000h~61FFFh
		BA105	L	Н	Н	L	L	L	Н	L	*	*	*	620000h~62FFFFh
		BA106	L	Н	Н	L	L	L	Н	Н	*	*	*	630000h~63FFFFh
		BA107	L	Н	Н	L	L	Н	L	L	*	*	*	640000h~64FFFFh
		BA108	L	Н	Н	L	L	Н	L	Н	*	*	*	650000h~65FFFFh
		BA109	L	Н	Н	L	L	Н	Н	L	*	*	*	660000h~66FFFFh
		BA110	L	Н	Н	L	L	Н	Н	Н	*	*	*	670000h~67FFFh
	BK6	BA111	L	Н	Н	L	Н	L	L	L	*	*	*	680000h~68FFFFh
		BA112	L	Н	Н	L	Н	L	L	Н	*	*	*	690000h~69FFFFh
		BA113	L	Н	Н	L	Н	L	Н	L	*	*	*	6A0000h~6AFFFFh
		BA114	L	Н	Н	L	Н	L	Н	Н	*	*	*	6B0000h~6BFFFFh
		BA115	L	Н	Н	L	Н	Н	L	L	*	*	*	6C0000h~6CFFFFh
		BA116	L	Н	Н	L	Н	Н	L	Н	*	*	*	6D0000h~6DFFFFh
		BA117	L	Н	Н	L	Н	Н	Н	L	*	*	*	6E0000h~6EFFFh
		BA118	L	Н	Н	L	Н	Н	Н	Н	*	*	*	6F0000h~6FFFFh
		BA119	L	Н	Н	Н	L	L	L	L	*	*	*	700000h~70FFFFh
		BA120	L	Н	Н	Н	L	L	L	Н	*	*	*	710000h~71FFFFh
		BA121	L	Н	Н	Н	L	L	Н	L	*	*	*	720000h~72FFFFh
		BA122	L	Н	Н	Н	L	L	Н	Н	*	*	*	730000h~73FFFFh
www.Datas	heet4U.com	BA123	L	Н	Н	Н	L	Н	L	L	*	*	*	740000h~74FFFFh
		BA124	L	Н	Н	Н	L	Н	L	Н	*	*	*	750000h~75FFFFh
		BA125	L	Н	Н	Н	L	Н	Н	L	*	*	*	760000h~76FFFFh
	DVZ	BA126	L	Н	Н	Н	L	Н	Н	Н	*	*	*	770000h~77FFFFh
	BK7	BA127	L	Н	Η	Η	Η	L	L	L	*	*	*	780000h~78FFFFh
		BA128	L	Ι	Ι	Ι	Ι	L	L	Ι	*	*	*	790000h~79FFFFh
		BA129	L	Н	Н	Н	Η	L	Н	L	*	*	*	7A0000h~7AFFFFh
		BA130	L	Н	Н	Н	Н	L	Н	Н	*	*	*	7B0000h~7BFFFFh
		BA131	L	Н	Н	Н	Н	Н	L	L	*	*	*	7C0000h~7CFFFFh
		BA132	L	Н	Н	Н	Н	Н	L	Н	*	*	*	7D0000h~7DFFFFh
		BA133	L	Н	Н	Н	Н	Н	Η	L	*	*	*	7E0000h~7EFFFh
		BA134	L	Н	Н	Н	Η	Н	Н	Н	*	*	*	7F0000h~7FFFFh



## 11.2. TC58FYM8B7D (Bottom boot block) 6/9

			Block Address											
	Bank	Block		Bank A	ddress		]	on made	000					Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA135	Н	L	L	L	L	L	L	L	*	*	*	800000h~80FFFFh
		BA136	Н	L	L	L	L	L	L	Н	*	*	*	810000h~81FFFFh
		BA137	Н	L	L	L	L	L	Н	L	*	*	*	820000h~82FFFFh
		BA138	Н	L	L	L	L	L	Н	Н	*	*	*	830000h~83FFFFh
		BA139	Н	L	L	L	L	Н	L	L	*	*	*	840000h~84FFFFh
		BA140	Н	L	L	L	L	Н	L	Н	*	*	*	850000h~85FFFFh
		BA141	Н	L	L	L	L	Н	Н	L	*	*	*	860000h~86FFFFh
	BK8	BA142	Н	L	L	L	L	Н	Н	Н	*	*	*	870000h~87FFFFh
	DNO	BA143	Н	L	L	L	Н	L	L	L	*	*	*	880000h~88FFFFh
		BA144	Н	L	L	L	Н	L	L	Н	*	*	*	890000h~89FFFFh
		BA145	Н	L	L	L	Η	L	Н	L	*	*	*	8A0000h~8AFFFFh
		BA146	Н	L	L	L	Н	L	Н	Н	*	*	*	8B0000h~8BFFFFh
		BA147	Н	L	Ы	Ш	Ι	Ι	┙	Ш	*	*	*	8C0000h~8CFFFFh
		BA148	Н	L	L	L	Н	Н	L	Н	*	*	*	8D0000h~8DFFFFh
		BA149	Н	L	L	L	Н	Н	Н	L	*	*	*	8E0000h~8EFFFFh
		BA150	Н	L	L	L	Н	Н	Н	Н	*	*	*	8F0000h~8FFFFFh
		BA151	Н	L	L	Н	L	لــ	L	L	*	*	*	900000h~90FFFFh
		BA152	Н	L	L	Ι	L	L	┙	Ι	*	*	*	910000h~91FFFFh
		BA153	Н	L	L	Н	L	L	Н	L	*	*	*	920000h~92FFFFh
		BA154	Н	L	L	Н	L	L	Н	Н	*	*	*	930000h~93FFFFh
www.Datas	heet4U.com	BA155	Н	L	L	Н	L	Н	L	L	*	*	*	940000h~94FFFFh
		BA156	Н	L	L	Н	L	Н	L	Н	*	*	*	950000h~95FFFFh
		BA157	Н	L	L	Н	L	Н	Н	L	*	*	*	960000h~96FFFFh
	BK9	BA158	Н	L	L	Н	L	Н	Н	Н	*	*	*	970000h~97FFFh
	DN9	BA159	Н	L	L	Н	Н	L	L	L	*	*	*	980000h~98FFFFh
		BA160	Н	L	L	Н	Н	L	L	Н	*	*	*	990000h~99FFFFh
		BA161	Н	L	L	Н	Н	L	Н	L	*	*	*	9A0000h~9AFFFFh
		BA162	Н	L	L	Н	Н	L	Н	Н	*	*	*	9B0000h~9BFFFFh
		BA163	Н	L	L	Н	Н	Н	L	L	*	*	*	9C0000h~9CFFFh
		BA164	Н	L	L	Н	Н	Н	L	Н	*	*	*	9D0000h~9DFFFFh
		BA165	Н	L	L	Н	Н	Н	Н	L	*	*	*	9E0000h~9EFFFh
		BA166	Н	L	L	Н	Н	Н	Н	Н	*	*	*	9F0000h~9FFFFFh

2008-03-19 F-68/73



## 11.2. TC58FYM8B7D (Bottom boot block) 7/9

	Bank	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA167	Н	L	Н	L	L	L	L	L	*	*	*	A00000h~A0FFFh
		BA168	Н	L	Н	L	L	L	L	Н	*	*	*	A10000h~A1FFFFh
		BA169	Н	L	Н	L	L	L	Н	L	*	*	*	A20000h~A2FFFFh
		BA170	Н	L	Н	L	L	L	Н	Н	*	*	*	A30000h~A3FFFFh
		BA171	Н	L	Н	L	L	Н	L	L	*	*	*	A40000h~A4FFFFh
		BA172	Н	L	Н	L	L	Н	L	Н	*	*	*	A50000h~A5FFFFh
		BA173	Н	L	Н	L	L	Н	Н	L	*	*	*	A60000h~A6FFFFh
	BK10	BA174	Н	L	Н	L	L	Н	Н	Н	*	*	*	A70000h~A7FFFFh
		BA175	Н	L	Н	L	Н	L	L	L	*	*	*	A80000h~A8FFFFh
		BA176	Н	L	Н	L	Н	L	L	Н	*	*	*	A90000h~A9FFFFh
		BA177	Н	L	Н	L	Н	L	Н	L	*	*	*	AA0000h~AAFFFFh
		BA178	Н	L	Н	L	Н	L	I	Н	*	*	*	AB0000h~ABFFFFh
		BA179	Н	L	Н	L	Н	Н	L	L	*	*	*	AC0000h~ACFFFFh
		BA180	Н	L	Н	L	Н	Н	L	Н	*	*	*	AD0000h~ADFFFFh
		BA181	Н	L	Н	L	Н	Н	Н	L	*	*	*	AE0000h~AEFFFFh
		BA182	Н	L	Н	L	Н	Н	Н	Н	*	*	*	AF0000h~AFFFFh
		BA183	Н	L	Н	Н	L	L	L	L	*	*	*	B00000h~B0FFFFh
		BA184	Н	L	Н	Н	L	L	L	Н	*	*	*	B10000h~B1FFFFh
		BA185	Н	Ш	Ι	Ι	┙	┙	I	L	*	*	*	B20000h~B2FFFFh
		BA186	Н	L	Н	Н	L	L	Н	Н	*	*	*	B30000h~B3FFFFh
www.Datas	heet4U.com	BA187	Н	L	Н	Н	L	Н	L	L	*	*	*	B40000h~B4FFFFh
		BA188	Н	L	Η	Η	L	Η	L	Н	*	*	*	B50000h~B5FFFFh
		BA189	Н	L	Н	Н	L	Н	Н	L	*	*	*	B60000h~B6FFFFh
	BK11	BA190	Н	L	Н	Н	L	Н	Н	Н	*	*	*	B70000h~B7FFFh
	DKII	BA191	Н	L	Н	Н	Н	L	L	L	*	*	*	B80000h~B8FFFFh
		BA192	Н	L	Н	Н	Н	L	L	Н	*	*	*	B90000h~B9FFFFh
		BA193	Н	L	Н	Н	Н	L	Н	L	*	*	*	BA0000h~BAFFFFh
		BA194	Н	L	Н	Н	Н	L	Н	Н	*	*	*	BB0000h~BBFFFFh
		BA195	Н	L	Н	Н	Н	Н	L	L	*	*	*	BC0000h~BCFFFFh
		BA196	Н	L	Н	Н	Н	Н	L	Н	*	*	*	BD0000h~BDFFFFh
		BA197	Н	L	Н	Н	Н	Н	Н	L	*	*	*	BE0000h~BEFFFFh
		BA198	Н	L	Н	Н	Н	Н	Н	Н	*	*	*	BF0000h~BFFFFFh



## 11.2. TC58FYM8B7D (Bottom boot block) 8/9

			Block Address											
	Bank 	Block		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA199	Н	Н	L	L	L	L	L	L	*	*	*	C00000h~C0FFFh
		BA200	Н	Н	L	L	L	L	L	Н	*	*	*	C10000h~C1FFFFh
		BA201	Н	Н	L	L	L	L	Н	L	*	*	*	C20000h~C2FFFFh
		BA202	Н	Н	L	L	L	L	Н	Н	*	*	*	C30000h~C3FFFFh
		BA203	Н	Н	L	L	L	Н	L	L	*	*	*	C40000h~C4FFFFh
		BA204	Н	Н	L	L	L	Н	L	Н	*	*	*	C50000h~C5FFFFh
		BA205	Н	Н	L	L	L	Н	Н	L	*	*	*	C60000h~C6FFFFh
	BK12	BA206	Н	Н	L	L	L	Н	Н	Н	*	*	*	C70000h~C7FFFh
	BK12	BA207	Н	Н	L	L	Н	L	L	L	*	*	*	C80000h~C8FFFFh
		BA208	Н	Н	L	L	Н	L	L	Н	*	*	*	C90000h~C9FFFh
		BA209	Н	Н	L	L	Н	L	Н	L	*	*	*	CA0000h~CAFFFh
		BA210	Н	Н	L	L	Н	L	Н	Н	*	*	*	CB0000h~CBFFFFh
		BA211	Н	Н	L	L	Н	Н	L	L	*	*	*	CC0000h~CCFFFFh
		BA212	Н	Н	L	L	Н	Н	L	Н	*	*	*	CD0000h~CDFFFFh
		BA213	Н	Н	L	L	Н	Н	Н	L	*	*	*	CE0000h~CEFFFh
		BA214	Н	Н	L	L	Н	Н	Н	Н	*	*	*	CF0000h~CFFFFh
		BA215	Н	Н	L	Н	L	L	L	L	*	*	*	D00000h~D0FFFFh
		BA216	Н	Н	L	Н	L	L	L	Н	*	*	*	D10000h~D1FFFFh
		BA217	Н	Н	L	Н	L	L	Н	L	*	*	*	D20000h~D2FFFFh
		BA218	Н	Н	L	Н	L	L	Н	Н	*	*	*	D30000h~D3FFFFh
www.Datas	heet4U.com	BA219	Н	Н	L	Н	L	Н	L	L	*	*	*	D40000h~D4FFFFh
		BA220	Н	Н	L	Н	L	Н	L	Н	*	*	*	D50000h~D5FFFFh
		BA221	Н	Н	L	Н	L	Н	Н	L	*	*	*	D60000h~D6FFFFh
	DIGAO	BA222	Н	Н	L	Н	L	Н	Н	Н	*	*	*	D70000h~D7FFFFh
	BK13	BA223	Н	Н	L	Н	Н	L	L	L	*	*	*	D80000h~D8FFFFh
		BA224	Н	Н	L	Н	Н	L	L	Н	*	*	*	D90000h~D9FFFFh
		BA225	Н	Н	L	Н	Н	L	Н	L	*	*	*	DA0000h~DAFFFFh
		BA226	Н	Н	L	Н	Н	L	Н	Н	*	*	*	DB0000h~DBFFFFh
		BA227	Н	Н	L	Н	Н	Н	L	L	*	*	*	DC0000h~DCFFFFh
		BA228	Н	Н	L	Н	Н	Н	L	Н	*	*	*	DD0000h~DDFFFFh
		BA229	Н	Н	L	Н	Н	Н	Н	L	*	*	*	DE0000h~DEFFFFh
		BA230	Н	Н	L	Н	Н	Н	Н	Н	*	*	*	DF0000h~DFFFFh



## 11.2. TC58FYM8B7D (Bottom boot block) 9/9

	5 .	5		Block Address										
	Bank #	Block #		Bank A	ddress									Address Range
	#	#	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	Word mode
		BA231	Н	Н	Н	L	L	L	L	L	*	*	*	E00000h~E0FFFh
		BA232	Н	Н	Н	L	L	L	L	Н	*	*	*	E10000h~E1FFFh
		BA233	Н	Η	Η	L	L	L	Η	L	*	*	*	E20000h~E2FFFh
		BA234	Н	Ι	Ι	L	L	┙	Ι	Ι	*	*	*	E30000h~E3FFFFh
		BA235	Н	Η	Η	L	L	Η	L	L	*	*	*	E40000h~E4FFFFh
		BA236	Н	Н	Н	L	L	Н	L	Н	*	*	*	E50000h~E5FFFh
		BA237	Н	Н	Η	L	L	Н	Η	L	*	*	*	E60000h~E6FFFh
	BK14	BA238	Н	Н	Н	L	L	Н	Н	Н	*	*	*	E70000h~E7FFFh
		BA239	Н	Н	Η	L	Н	L	L	L	*	*	*	E80000h~E8FFFFh
		BA240	Н	Н	Н	L	Н	L	L	Н	*	*	*	E90000h~E9FFFh
		BA241	Н	Н	Н	L	Н	L	Н	L	*	*	*	EA0000h~EAFFFFh
		BA242	Н	Н	Н	L	Н	L	Н	Н	*	*	*	EB0000h~EBFFFFh
		BA243	Н	Н	Н	L	Н	Н	L	L	*	*	*	EC0000h~ECFFFh
		BA244	Н	Н	Н	L	Н	Н	L	Н	*	*	*	ED0000h~EDFFFh
		BA245	Н	Н	Н	L	Н	Н	Н	L	*	*	*	EE0000h~EEFFFFh
		BA246	Н	Н	Н	L	Н	Н	Н	Н	*	*	*	EF0000h~EFFFFh
		BA247	Н	Н	Н	Н	L	L	L	L	*	*	*	F00000h~F0FFFh
		BA248	Н	Н	Н	Н	L	L	L	Н	*	*	*	F10000h~F1FFFh
		BA249	Н	Н	Н	Н	L	L	Н	L	*	*	*	F20000h~F2FFFh
		BA250	Н	Н	Н	Н	L	L	Н	Н	*	*	*	F30000h~F3FFFFh
www.Data\$	heet4U.com	BA251	Н	Н	Н	Н	L	Н	L	L	*	*	*	F40000h~F4FFFh
		BA252	Н	Н	Н	Н	L	Н	L	Н	*	*	*	F50000h~F5FFFh
		BA253	Н	Н	Н	Н	L	Н	Н	L	*	*	*	F60000h~F6FFFh
	BK15	BA254	Н	Н	Н	Н	L	Н	Н	Н	*	*	*	F70000h~F7FFFh
	BICIO	BA255	Н	Н	Н	Н	Н	L	L	L	*	*	*	F80000h~F8FFFFh
		BA256	Н	Н	Н	Н	Н	L	L	Н	*	*	*	F90000h~F9FFFh
		BA257	Н	Н	Η	Н	Н	L	Η	L	*	*	*	FA0000h~FAFFFFh
		BA258	Н	Н	Н	Н	Н	L	Н	Н	*	*	*	FB0000h~FBFFFFh
		BA259	Н	Н	Н	Н	Н	Н	L	L	*	*	*	FC0000h~FCFFFh
		BA260	Н	Н	Н	Н	Н	Н	L	Н	*	*	*	FD0000h~FDFFFFh
		BA261	Н	Н	Н	Н	Н	Н	Н	L	*	*	*	FE0000h~FEFFFh
		BA262	Н	Н	Н	Н	Н	Н	Н	Н	*	*	*	FF0000h~FFFFFh



## 12. BLOCK SIZE TABLE

### 12.1. TC58FYM8T7D (Top boot block)

Block #	Block size	Bank #	Bank size	Number of block
BA0~BA15	64Kwords x 16	BK0	1024Kwords	16
BA16~BA31	64Kwords x 16	BK1	1024Kwords	16
BA32~BA47	64Kwords x 16	BK2	1024Kwords	16
BA48~BA63	64Kwords x 16	BK3	1024Kwords	16
BA64~BA79	64Kwords x 16	BK4	1024Kwords	16
BA80~BA95	64Kwords x 16	BK5	1024Kwords	16
BA96~BA111	64Kwords x 16	BK6	1024Kwords	16
BA112~BA127	64Kwords x 16	BK7	1024Kwords	16
BA128~BA143	64Kwords x 16	BK8	1024Kwords	16
BA144~BA159	64Kwords x 16	BK9	1024Kwords	16
BA160~BA175	64Kwords x 16	BK10	1024Kwords	16
BA176~BA191	64Kwords x 16	BK11	1024Kwords	16
BA192~BA207	64Kwords x 16	BK12	1024Kwords	16
BA208~BA223	64Kwords x 16	BK13	1024Kwords	16
BA224~BA239	64Kwords x 16	BK14	1024Kwords	16
BA240~BA254	64Kwords x 15	BK15	1024Kwords	22
BA255~BA262	8Kwords x 8	DNIO	1024NWOIdS	23



## 12.2. TC58FYM8B7D (Bottom boot block)

Block #	Block size	Bank #	Bank size	Number of block
BA0~BA7	8Kwords x 8	BK0	1024Kwords	23
BA8~BA22	64Kwords x 15	DNU	1024KWOIGS	23
BA23~BA38	64Kwords x 16	BK1	1024Kwords	16
BA39~BA54	64Kwords x 16	BK2	1024Kwords	16
BA55~BA70	64Kwords x 16	BK3	1024Kwords	16
BA71~BA86	64Kwords x 16	BK4	1024Kwords	16
BA87~BA102	64Kwords x 16	BK5	1024Kwords	16
BA103~BA118	64Kwords x 16	BK6	1024Kwords	16
BA119~BA134	64Kwords x 16	BK7	1024Kwords	16
BA135~BA150	64Kwords x 16	BK8	1024Kwords	16
BA151~BA166	64Kwords x 16	BK9	1024Kwords	16
BA167~BA182	64Kwords x 16	BK10	1024Kwords	16
BA183~BA198	64Kwords x 16	BK11	1024Kwords	16
BA199~BA214	64Kwords x 16	BK12	1024Kwords	16
BA215~BA230	64Kwords x 16	BK13	1024Kwords	16
BA231~BA246	64Kwords x 16	BK14	1024Kwords	16
BA247~BA262	64Kwords x 16	BK15	1024Kwords	16